1. How to submit my research paper? What’s the process of publication of my paper?
The journal receives submitted manuscripts via email only. Please submit your research paper in .doc or .pdf format to the submission email: ijeee@ejournal.net.
2. Can I submit an abstract?
The journal publishes full research papers. So only full paper submission should be considered for possible publication...[Read More]

Nano Scale Low Power Amplifier Using Cascode and Cascade Nutrilization in 45nm CMOS

Lavlesh Sharma and Shyam Akashe
Electronics Department, ITM College, Gwalior, (M.P.), India
Abstract—A low voltage power amplifier mastered by nanoscale CMOS technology has been designed for communication technology and simulated using cadence tool. Basically working of amplifier comprises of boosting up the input to produce a larger version at the output of the devices. An input signal is basically small i.e. a few millivolts to a few microvolt. The main factors concerning small signal amplifier are normally linearity of amplification and magnitude of the output signal, since the value of voltage and current are small in a small-signal amplifier, the amount of power-bearing capacity and efficiency factor are not of much consideration. An amplifier produces greater amount of voltage at the output terminal with reference to the input signal. Large-signal amplifiers, on the side basically offer enough power to the output terminal of power handling device, ranging from few watts to some nano watt. An important function of a large-signal amplifier is the power efficiency of circuit i.e. the maximum amount of power bearing capacity of the circuit, and the impedance of the output device. It is a small dimensional circuit due to the use of nanoscale technology topologies. Basically the circuit has been designed by using feed-back mechanism of two stage amplifier, first is the differential amplifier which helps in differently amplifying the signal between its two inputs and the other is the common drain amplifier that helps in producing low power to this power amplifier. The circuit has been designed using 45nm technology. The main objective of the circuit is to produce circuit as minimize as possible in nanoscale or nanometres to produce circuit parameters best suited for latest miniature technology.
Index Terms—VLSI devices, nanoscale technology, CMOS technology, cascade amplifier, cascode amplifier, slew rate

Cite: Lavlesh Sharma and Shyam Akashe, "Nano Scale Low Power Amplifier Using Cascode and Cascade Nutrilization in 45nm CMOS," International Journal of Electronics and Electrical Engineering, Vol. 4, No. 6, pp. 525-529, December 2016. doi: 10.18178/ijeee.4.6.525-529
Copyright © 2012-2018 International Journal of Electronics and Electrical Engineering, All Rights Reserved