A Power and Area Efficient 8-Channel Neural Signal Front End for Biomedical Applications

Sami ur Rehman and Awais Mehmood Kamboh School of Electrical Engineering and Computer Sciences, National University of Sciences and Technology, Islamabad Pakistan. Email: {sami.rehman, awais.kamboh}@seecs.edu.pk

Abstract—We present a novel architecture of an ultralowpower and low-area neural signal front-end architecture for telemetry powered Brain Machine Interface (BMI) implanted microchip. Power and chip area are considered two of the most critical parameters in designing neural front ends. The proposed architecture shows better performance as compared to existing designs. The architecture consists of a preamplifier as a gain stage, analog multiplexer for serialization of analog signals and a gain-programmable and band-tunable filter. The filter yielded a midband gain of 40dB ranging from 200Hz to 6KHz; its input referred noise was calculated as 5.2µVrms and a power consumption of 6.2 µW. The circuit level design is implemented in 0.5 µm CMOS technology with 2.8V supply. The paper discusses architectural and circuit level design and presents a comparison of this work with state of the art architectures.

Index Terms—biomedical, telemetry, neural, filter, implant, LFP, spikes.

I. INTRODUCTION

Neural data recording has attracted interest of neuroscience community for the past several years. The recorded neural data not only helps monitor and diagnose brain related disorders but also provides promising solutions for treating ailments such as Parkinson's disease, epilepsy and seizures. It also enables us to build efficient prosthetic devices for amputated persons [1].

Conventionally neural data is recorded using implanted microelectrode arrays which are connected to external module for amplification and recording of data thru wires and connectors. The wires coming out of patients body present a whole host of problems: i) transcutaneous connecting wires provide a path for infection ii) while the data is being recorded the patient can't move iii) neural signals are extremely weak and external noise and other interferences can easily corrupt these signals. To cater for all the aforementioned problems the trend is to use wirelessly powered implantable modules for brain machine interface (BMI) systems. Fig 1 shows an overall diagram of such a BMI system.

One of the most critical parts of BMI systems is the neural signal amplifier which has to be low-noise and low-power. Neural Amplifier is supposed to take input from microelectrodes, purify and amplify the neural signal and finally sends it to Analog to Digital Convertor (ADC) for digitization and further processing as shown in Fig 3 .Local Field Potentials (LFPs) and spikes are commonly re corded neural signals. LFPs result from synchronous firing of many neurons near the electrodes and are 1mV to 50mV in amplitude, ranging from 100 mHz to over 100Hz. Ionic or charge imbalances on the surface of the neuron cell membrane generate an electrochemical signal from membrane towards the extracellular space, called a spike. Spikes are 5uV to 100uV in amplitude and range from 250Hz upto 5 KHz.



Figure 1. Brain machine interface system

Next generation telemetry powered implanted neural recording systems must be ultralow-power with low input referred noise, both of which have inverse relation and this tradeoff is expressed as Noise Efficiency Factor (NEF). Harrison's [2] landmark architecture can record multiple biomedical signals, but is extremely power hungry. Many neural amplifier designs [3-5] consume a lot of power (>100uW) in order to achieve low input referred noise. This can cause serious power problems when we are dealing with electrodes of order of 100 or 1000. Designs [6, 7] which can achieve better power performance are inefficient in terms of area and noise. The tradeoffs between these critical parameters are evident from Fig 2.

We propose a novel architecture of neural amplifier which is efficient in terms of area and power. This novel design, therefore, is best suited for systems with large

Manuscript received November 5, 2012; revised February 17, 2013.

number of electrodes. While existing designs report separate power-hungry and under-performing neural amplifiers for each electrode, we suggest to use power and area efficient preamplifiers with each electrode, multiplex the data from preamplifiers and use one super performing gain programmable and band tuneable high pass filter to record both spikes and LPFs. The downside of this architecture is the stringent requirement placed on settling time of the super-performing amplifier (which in above designs was only faced by MUX) or the speed of each component in general. However, by properly designing the amplifier architecture for the required settling time, we can save a considerable amount of power.



Figure 2. Neural amplifier design trade-offs

II. SYSTEM ARCHITECTURE

The proposed wirelessly powered BMI system consists of an implant module, an external controller and a wireless interface. The block level diagram of overall neural front end system for the implanted module is shown in Fig. 3.



Figure 3. System architecture of implanted chip

Data transmission from external module to implant is called forward telemetry and from implant to external module is called the reverse telemetry. Comparison of complete BMI architectures with wireless power and data telemetry is detailed in Table I

	Number of Channels	Carrier frequency, modulation scheme, and data rates for FDT	Carrier frequency, modulation scheme and data rates for RDT	Amplifier Gain, low/high cutoff frequencies	Size	Power dissipation	IC Technology employed
[8]	64/64	FSK 8MHz/4MHz 2Mbps	OOK 70MHz to 200MHz 2Mbps	60dB, 100Hz to 9.1KHz	1.4cm by 1.55cm	14.4Mw @1.8V	AMI06
[9]	100/100	ASK 2.64MHz	FSK 433MHz	60dB, 300Hz,5KHz	NA	13.5mW @ 3V	0.5µm 3M2P CMOS
[10]	16/16	13.56MHz	NA	43dB,100Hz, 7.5KHz		12 mW	AMIS 0.5- micron
[11]	128/128	NA	NA	40dB,104Hz,10K	8.5mm ²	10mW	0.35um CMOS
[12]	4/4	50MHz to 1GHz, PWM FSK	50MHz to 1GHz, PWM FSK	NA	NA	NA	0.5um for implant
[13]	NA	OOK 15Kbps to 300Kbps	25MHz 1Mbps to 5.8Mbps			100uW in implant, 2.5mW in external module	AMI 0.5um CMOS
[14]	128/128	UWB Transmission (employing OOK and PPM)	UWB Transmission (employing OOK and PPM)	40dB 0.1 to 200Hz 2KHz to 20KHz	8.8mm by 7.2mm	6Mw @ 3.3V	0.35um 4M2P CMOS
[15]	7/7	NA	FM 94-98 MHz	43.7dB Few to KHz	2.1cm * 2.1cm * 0.16cm	2.05mW @ 3V	1.5µm 2P2M

TABLE I. COMPARISON OF WORK OF LEADING RESEARCH GROUPS IN TELEMETRY POWERED NEURAL RECORDING AND STIMULATION SYSTEMS

III. NEURAL AMPLIFIER ARCHITECTURE

The proposed neural recording amplifier architecture, as seen in Fig 4, is highly power efficient as it uses only one filter-amplifier stage for all the channels instead of using a separate gain and filter stage for each channel. Currently front end architectures employ separate underperforming amplifiers and filters for each electrode and multiplex their data before ADC [8], [9], [11], while there are some in which an entire ADC is allocated to each channel [14]. Although, these architectures are quite fast and thus help achieving high transmission rates, they have to pay the price in terms of area and power consumption. The preamplifiers in the proposed design are high input impedance common source amplifier to pick the noise corrupted signal once the DC offset has been removed. The architecture is based on the concept that seven out of eight electrodes measure spikes while only one will measure the LFP. The data is measured sequentially .i.e. at a particular instant of time only one electrode will be allowed to pick data. The data obtained from the electrodes is multiplexed and sent to a band pass filter with variable gain and bandwidth control. The system adjusts its bandwidth and gain to measure spikes/LFPs as instructed accordingly thru the control signals.



Figure 4. Block level diagram of proposed neural front end architecture

IV. CIRCUIT LEVEL IMPLEMENTATION

Ideally a neural amplifier should provide high gain over a limited BW. It should be capable of eliminating the DC offset from the electrodes, which can be as large as 1V. High gain and the least possible power consumption are required. High gain means an increased settling accuracy, and it also decreases the gain error. Nominal closed loop gain should be around 40 to 50dB while the open loop gain must be around 80dB. Generating low pass cut-off frequency in extremely low frequency range (for LFP) demands a high time constant for the circuit of band pass filter and this is achieved by using pseudo-resistors in feedback topology [2].

Fig 5 shows the proposed filter-amplifier architecture. It consists of a gain stage followed by band tuneable filter stage. The capacitive feedback sets the mid-band gain and the low cut-off frequency is adjusted by V_{tune} . Gain and the high-pass cut-off frequency are given in (1) and (2) respectively.

$$A = \frac{C_{in}(total)}{C_{total}(total)} \tag{1}$$

$$f_{H} = \frac{1}{2\pi R_{mr}C_{a}} = \frac{G_{m}}{2\pi A C_{a}} \tag{2}$$



Figure 5. Band-tuneable and gain-programmable filter-amplifier

In our design we have used folded cascode (Operational Transconductance Amplifier) OTA, shown in Fig. 6. The folded cascade OTA is essentially a modified version of the one presented in [6]. Most of the transistors in this OTA are operating in "subthrehold regime" instead of "field effect regime". A MOSFET operating in subthreshold regime acts like a BJT which has much higher transconductance efficiency. At low frequencies where power is a critical, we can operate MOSFETs in subthreshold regime since unlike in field-effect regime there is no direct current flowing between source and drain which effectively helps us to minimize the static power consumption.

Inversion Coefficient (*IC*) is the parameter describing the region of operation of a MOSFET. For subthrehold region of operation of MOS, *IC* must be less than 0.1. *IC* is given as

$$IC = \frac{I_D}{I_S} \tag{3}$$

where I_D is the drain current and I_S is the moderate inversion characteristic current given by (4)

$$I_s = \frac{2\mu C_{ox} U_T^2}{\kappa} \frac{W}{L}$$
(4)

where U_T is the thermal voltage and κ is the subthreshold gate coupling coefficient with a typical value of 0.7. With these values known we can now easily calculate tranconductance [17] in subthreshold regime as given in (5)

$$g_m = \frac{\kappa I_D}{U_T} \frac{2}{1 + \sqrt{1 + 4.IC}} \tag{5}$$

Analog design challenges are explained in [16] which were taken care of while designing this OTA.



Figure 6. Folded cascade filter-amplifier used in proposed filteramplifier (Common Mode Feedback Circuit is not shown in the figure)

V. LAYOUT RESULTS AND COMPARISON

A. Noise Performance

The noise-power trade-off in Fig. 2 is mathematically expressed as noise efficiency factor(NEF) shown in (6).It's theoretical limit, when the two input differential

PMOS are the only source of thermal noise and the flicker noise is ignored, is 2.9 as calculated in [17].

$$NEF = V_{in,ms} \sqrt{\frac{2I_{total}}{\pi U_T 4kTBW}}$$
(6)

Practically, flicker noise and the input thermal noise can be reduced by increasing the input differential device sizes and its trans-conductance efficiency (g_m/I_D) respectively. Fig. 7 shows a plot of input referred noise with the bias current of our filter amplifier (2.2uA).



Figure 7. Noise variation of filter amplifier with current

B. Speed

Considering the highest neural signal frequency of 7kHz, we set sampling frequency of 20kHz. Since the outputs of 8 channels have to be multiplexed, this translates to a channel scan time requirement of 6.25us for each channel. This implies that every channle will collect data for 6.25us after every 50us. Layout results show the settling time of our filter amplifier lies well within this specificaitons.



Figure 8. (a) & (b) bandwidth and phase of filter when configured for recording spikes. Fig. 8. (c) & (d) bandwidth and phase of filter when configured for recording LFPs



Figure 9. Layout of the whole system

C. Gain and Bandwidth

Fig. 8 shows gain magnitude and phase response of our filter-amplifier configured for both spike (of 50uV amplitude cantered at 1 KHz) and LFP (of 5mV amplitude, centered at 100Hz) recording. The gain of capacitive feedback and bandwidth configuration for filter-amplifier shown in Fig 5 were adjusted accordingly. Fig. 9 shows layout of designed neural amplifier and SAR ADC.

D. Comparison Chart

Table II provides a comparison of critical parameters of neural signal amplifier proposed till date with our proposed design. Current and power consumption figures for other architectures are scaled up for 8 channels as our filter-amplifier is configured to record data for 8 channels, unlike others. Current consumption shown for the proposed work includes current of filter amplifier ($2.2 \mu A$) and all 8 preamplifiers (8*0.5 μA) which equals 6.2uA. This comparison clearly shows our novel architecture has saved considerable amount of power and area. Fig 10 graphically shows the power utilized by our design is quiet less when compared with existing architectures.

 TABLE II. COMPARISON OF MEASURED CAHRACTERISTICS WITH

 STATE OF THE ART NEURAL AMPLIFIER ARCHITECTURE

	Process (µm)	No. of channels	Gain (dB)	Power (µW)*	NEF	BW
[18] 09	0.18	NA	36	90	3.6	up to 10K
[19] 09	0.35	256	34	33.6	4.6	
[3] 10	0.35	128	33	102	5.55	10-5K
[6] 11	0.18	32	49- 49	43.2	4.4- 5.9	350- 11.7K
[4] 11	0.18	NA	39.4	63.36	3.35	up to 7.2K
[5] 12	0.5	NA	62	32	3.3	100- 7K
This work	0.5	8	40	17.36	5.2	200- 9.6K



Figure 10. Power consumption comparison

VI. CONCLUSION

Novel neural signal amplifier architecture was presented and implemented in 0.5um technology. The proposed architecture is low noise and sub-threshold regime operation makes it power efficient. The details of neural recording and wireless telemetry were also discussed and a comparison of research work in this field was compiled. Comparison clearly indicates that our work is power and area efficient and uses a relatively less expensive technology. This neural front end currently deals only with 8 channels and will be improved for up to 32 channels.

REFERENCES

- W. T. Liu, M. Sivaprakasam, G. X. Wang, M. C. Zhou, J. Granacki, J. Lacoss., and J. Wills, "Implantable biomimetic microelectronic systems design," *Engineering in Medicine and Biology Magazine, IEEE*, vol. 24, no. 5, pp. 66-74, Sept.-Oct. 2005.
- [2] R. R. Harrison, "A Versatile Integrated Circuit for the Acquisition of Biopotentials," *Custom Integrated Circuits Conference, IEEE*, 16-19 Sept. 2007, pp. 115-122.
- [3] F. Shahrokhi, K. Abdelhalim, D. Serletis, P. L. Carlen, and R. Genov, "The 128-channel fully differential digital integrated neural recording and stimulation interface," *Biomedical Circuits and Systems, IEEE Transactions*, vol. 4, no. 3, pp. 149-161, June 2010.
- [4] V. Majidzadeh, A. Schmid., and Y. Leblebici, "Energy efficient low-noise neural recording amplifier with enhanced noise efficiency factor," *Biomedical Circuits and Systems, IEEE Transactions*, vol. 5, no. 3, pp. 262-271, June 2011.
- [5] S. S. Saberhosseini, A. Zabihian, and A. M. Sodagar, "Low-noise OTA for neural amplifying applications," in *Proc. 8th International Caribbean Conference Devices Circuits and Systems*, 14-17 March 2012, pp. 1-4.
- [6] W. Wattanapanitch, and R. Sarpeshkar, "A Low-power 32channel digitally programmable neural recording integrated circuit," *Biomedical Circuits and Systems, IEEE Transactions*, vol. 5, no. 6, pp. 592-602, Dec 2011.
- [7] Y. T. Liu, D. Y. C. Lie, W. B. Hu, and T. Nguyen, "An ultralowpower CMOS transconductor design with wide input linear range for biomedical applications," *Circuits and Systems IEEE International Symposium*, 20-23 May 2012, pp. 2211-2214.
- [8] A. M. Sodagar, G. E. Perlin, Y. Yao, K. Najafi, and K. D. Wise, "An implantable 64-channel wireless microsystem for single-unit neural recording," *Solid-State Circuits, IEEE Journal*, vol. 44, no. 9, pp. 2591-2604, Sept 2009.
- [9] R. R. Harrison, P. T. Watkins, R. J. Kier, R. O. Lovejoy, D. J. Black, B. Greger, and F. Solzbacher, "A low-power integrated circuit for a wireless 100-electrode neural recording system," *Solid-State Circuits, IEEE Journal*, vol. 42, no. 1, pp. 123-133, Jan 2007.
- [10] Y.-K. Song, D. A. Borton, S. Park, W. R. Patterson, et al., "Active microelectronic neurosensor arrays for implantable brain communication interfaces," *Neural Systems and Rehabilitation Engineering, IEEE Transactions*, vol. 17, no. 4, pp. 339-345, Aug. 2009.
- [11] F. Shahrokhi, K. Abdelhalim, D. Serletis, P. L. Carlen, and R. Genov, "The 128-channel fully differential digital integrated neural recording and stimulation interface," *Biomedical Circuits and Systems, IEEE Transactions*, vol. 4, no. 3, pp. 149-161, June 2010.
- [12] M. Yin and M. Ghovanloo, "A wideband PWM-FSK receiver for wireless implantable neural recording applications," *Circuits and Systems, IEEE International Symposium*, 18-21 May 2008, pp. 1556-1559.
- [13] S. Mandal and R. Sarpeshkar, "Power-efficient impedancemodulation wireless data links for biomedical implants," *Biomedical Circuits and Systems, IEEE Transactions*, vol. 2, no. 4, pp. 301-315, Dec 2008.

- [14] M. S. Chae, Z. Yang, M. R. Yuce, L. Hoang, and W. Liu, "A 128channel 6 mw wireless neural recording ic with spike feature extraction and UWB transmitter," *Neural Systems and Rehabilitation Engineering, IEEE Transactions*, vol. 17, no. 4, pp. 312-321, Aug. 2009.
- [15] P. Mohseni and K. Najafi, "A battery-powered 8-channel wireless FM IC for biopotential recording applications," *Solid-State Circuits Conference, Digest of Technical Papers. IEEE International*, 10 Feb. 2005,vol. 1, pp. 560-617.
- [16] S. Rehman, M. Zahra, and A. Mansoor, "Delta sigma based novel modulation technique replacing analog amplitude modulation (AM)," *High Capacity Optical Networks and Enabling Technologies*, Riyadh, Saudi Arabia, 19-21 Dec 2011, pp.127-132.
- [17] R. R. Harrison and C. Charles, "A low-power low-noise CMOS amplifier for neural recording applications," *Solid-State Circuits*, vol. 38, no. 6, pp. 958-965, June 2003.
- [18] T. Yoshida, Y. Masui, R. Eki, A. Iwata, M. Yoshida, and K. Uematsu, "A neural signal detection amplifier with low-frequency noise suppression," *Circuits and Systems. IEEE International Symposium*, 24-27 May 2009, pp. 661-664.
- [19] J. N. Y. Aziz, K. Abdelhalim, R. Shulyzki, et al., "256-Channel neural recording and delta compression microsystem with 3D electrodes," *Solid-State Circuits*, vol. 44, no. 3, pp. 995-1005, March 2009.



Sami ur Rehman received his bachelors degree in Electronics Engineering from NUST School of Electrical Engineering and Computer Sciences (SEECS) in 2010.Currently he is enrolled in Masters program at the same institute and is in the phase of pursuing his MS thesis which is expected to be completed in July 2013.

He has been working with Analog and Mixed Signal Group (AMSG) in NUST SEECS since

2010. His area of interest is analog and mixed signal integrated circuit design. He has a few publications in this field and also took part in a chip tape out in mid 2011. Apart from research activities he has also conducted teaching labs of Analog Integrated Circuit Design, System Integration (VLSI and ULSI), Integrated Circuit Analysis and Design and Electronics I & II.



Awais M. Kamboh received his BSE degree in Electrical Engineering from College of E&ME, NUST in 2003, his MSE degree in Electrical Engineering Systems from University of Michigan, Ann Arbor, USA in 2005 and his Ph.D. in 2010 from Michigan State University, East Lansing, USA. His research interests include Biomedical Signal Processing, VLSI and lowpower ASIC Design.

In addition to taking on various research and teaching assignments, he has worked as ASIC Design Engineer at Evigia Systems, Ann Arbor, USA. Dr. Awais is an HEC approved PhD supervisor, and a member of the IEEE and the PEC. His research articles have been published in several international journals and conferences. He received the best paper award in IEEE BioCaS 2010. His research on high-density neural data recorders was also featured in IEEE Spectrum blog. Currently Dr. Awais is the director of Analog and Mixed Signal Research Group at NUST School of Electrical Engineering and Computer Sciences.