

# A Wide Tuning Range mm-Wave LC VCO

Kambiz Hadipour, Andrea Ghilioni, Junlei Zhao, and Andrea Mazzanti  
University of Pavia, Pavia, Italy

Email: {kambiz.hadipourabkenar, andrea.ghilioni, junlei.zhao, andrea.mazzanti} @unipv.it

**Abstract**—A 50 GHz cross-coupled complementary differential LC VCO is presented in this paper. The VCO is implemented in 28nm bulk CMOS technology node and occupies an area of 0.007mm<sup>2</sup> excluding the pads. The circuit draws 5.2mA of current from a 1.0V supply and delivers a zero to peak output swing of 310mV to 360mV to the output buffer. It achieves a worst case phase noise of -113.2dBc/Hz at 10MHz offset leading to a figure of merit (FOM) higher than 182.3dBc/Hz at 50GHz. By employing a differential tuning mechanism based on a varactor and switched capacitors the VCO can be tuned from 47.4GHz to 52.7GHz corresponding to a tuning range of 10.5%. Furthermore, through a tunable gate bias for the NMOS core transistors, the power consumption of the VCO can be adjusted depending on the load of the tank. This way a power efficient design is obtained.

**Index Terms**—voltage-controlled oscillators (VCO), mm-wave, cross-coupled pair, A-MOS varactor, CMOS

## I. INTRODUCTION

Millimeter-wave (mm-wave) wireless communication systems are attracting growing interests. With the continuous scaling of CMOS processes, it is now possible to design circuits operating in millimeter-wave frequency range using silicon technology. Several applications either exist or are envisioned for mm-wave frequencies among which, are broadband multi-Gbps data communication, automotive radar, medical & security imaging and chip-to-chip communication [1]-[3].

A mm-wave voltage-controlled oscillators is a key component in any radar or communication system. Ultra low power and low phase noise VCOs have been reported previously [4] but at the expense of reduced frequency tuning range. A frequency tuning range of more 20% is obtained in [5], [6] at the cost of large die area and power consumption.

LC VCOs can set a good compromise between frequency tuning range, phase noise, and power consumption by optimally sizing the VCO core transistors and maximizing the varactor capacitance range.

As any other mm-wave CMOS circuits, both lumped-element and distributed structures can be employed for mm-wave VCOs. Generally speaking, a purely lumped-element implementation results in a more compact design, whereas a distributed approach leads to better matching between simulation and measurement results [6].

An essential component for any lumped LC VCO is the spiral on-chip inductor. However, it comes with the drawback of consuming large die area which translates to higher cost for the circuit. This trend is more pronounced in deeply scaled technologies because in contrast to their active counterparts, passive devices do not significantly reduce in size with process scaling.

Consequently, with the aim of reducing the die area, part of active and passive devices can be placed underneath the on-chip inductor to utilize the third dimension of an integrated circuit. Nonetheless, the size of the devices placed underneath the inductor should be kept small, so that the induced eddy current loops are localized in small regions and the losses are kept to a minimum.

Since the quality factor of varactor is inversely proportional to frequency and becomes dominantly low at mm-wave frequencies it is an extremely challenging task to design a high Q and wide tuning range VCO at mm-wave. Benefits from technology scaling cannot be expected. In particular, the higher quality factor of varactors at nodes with a smaller minimum feature size is at the cost of lower tuning range. Furthermore, due to the reduced supply, the range of variations of  $C_{\max}/C_{\min}$  and accordingly the tuning range of the VCO reduces. Furthermore, the limited supply voltage for the deeply scaled technology nodes reduces the output swing (hence increasing the phase noise), presenting another bottleneck for mm-wave VCO design.

The stringent trade-off between quality factor and tuning range of mm-wave oscillators dictates a low tuning range for a high FOM VCO. Various techniques exploiting alternative tuning approaches have been proposed to set a compromise between tuning range and FOM [7], [8].

This paper presents a low power wide tuning range 50GHz VCO, to address the aforementioned design constraints. The paper is organized as follows: The detailed structure and design of the VCO is presented in Section II. Layout of the VCO is described in Section III. Section IV provides the simulation result of the presented VCO and compares the result with some of state of the art. Finally, section V concludes the paper.

## II. DESIGN OF THE 50 GHz VCO

Different approaches can be used to implement the VCO. One possible architecture, shown in Fig. 1.(a), is employing the NMOS only tail biased topology. In this

topology the common mode voltage at the tank is equal to  $V_{DD}$ . Consequently, it has a limited tuning range for the varactor. This is because the capacitance range corresponding to negative  $V_{GS}$  (for  $V_{cont} > V_{DD}$ ) remains unused. Employing dc decoupling between the varactor and the output node and defining the dc voltages at the gates of the varactors equal to  $V_{DD}/2$  solves this issue but poses its own challenges. The main drawback stems from the parasitics of the decoupling capacitors which load the tank and lower the operation frequency or force smaller inductance value to keep the same operating frequency. Furthermore, since the resistors used for biasing the varactors appear approximately in parallel with the tank, their value must be chosen much greater than the tank parallel resistance  $R_p$ . Even a tenfold ratio is not adequate as it lowers the Q approximately by 10%. The noise of these resistors modulates the varactor and produces substantial phase noise. Moreover, the noise on the mid supply bias and the biasing resistors directly modulate the varactors, resulting in substantial phase noise.

Another possibility to implement the VCO is the NMOS only top biased topology (Fig. 1.(b)). It can be used to utilize the whole tuning range of the varactor by biasing the output node at  $V_{DD}/2$ . However, when entering triode region each transistor in top biased architecture provides a direct resistive path to ground. Since the center tap of the tank inductor is also at ac ground, the tank Q heavily deteriorates. Thus, the top biased topology suffers severely when the cross coupled transistors enter deep triode region. Furthermore, due to the modulation of the output common mode level (and hence the varactors) by the noise current of  $I_{bias}$  this topology suffers from a high phase noise.

To address some of these drawbacks, in this design an NMOS-PMOS cross coupled pair is employed to construct the VCO. In this architecture the bias current is re-used by the PMOS devices, providing a higher transconductance for the same bias current and leading to faster switching of the cross coupled differential pair. But a greater benefit of this topology is the doubled voltage swing that it provides for a given bias current and inductor design. This is because in this architecture the current in each branch swings between  $+I_{ss}$  and  $-I_{ss}$  while in the NMOS/PMOS only topologies it swings between  $I_{ss}$  and zero.

A traditional NMOS-PMOS cross coupled VCO is illustrated in Fig. 1.(c). Due to the small available headroom for the bias current ( $I_{ss}$ ), its noise current given by  $4KT\gamma g_m$  tends to be large. This noise current modulates the output common mode level and accordingly the capacitance of the varactors, generating phase noise.

Furthermore, taking into account the available 1V supply and the threshold voltages of transistors, it is impossible to stack three transistors on top of each other and keep them in saturation in the employed 28nm technology node.

To solve these issues, according to Fig. 2, the bias current source is removed and the DC voltages at the gate of the NMOS core transistors are separated from the

voltages at their drains through decoupling capacitors. A voltage source provides the bias for the NMOS pair.

Although removing the bias current source increases the supply sensitivity of the oscillator it leads to higher output swing because of the omission of the voltage headroom required to bias this current source. Furthermore, since it is one of the basic contributor of flicker noise ( $1/f^3$ ), additional circuitries are commonly used to suppress its effect [9]. Removal of the current source leads to further simplification of the designed VCO.




Figure 1. Different architectures for the VCO: Tail biased topology (a), top biased topology (b) and complimentary cross coupled pair (c)

To adjust the direct current in each oscillation band for the start-up of the oscillation, the VCO incorporates a digitally controlled biasing strategy. Utilizing a tunable control voltage helps to partially compensate the effect of Process, Voltage, Temperature (PVT) variations by regulating the bias current of the VCO through the gate voltage of NMOS core transistors.




Figure 2. Schematic of the proposed VCO.

An Accumulation MOS (AMOS) varactor is used for frequency tuning. Due to its superior performance in terms of quality factor and tuning range, thin oxide

varactor is selected over the thick oxide to realize the tank tunable capacitance. To achieve maximum quality factor, minimum allowed length -which is 50nm (60% larger than the minimum feature size)- has been chosen for the varactor while a 1 $\mu$ m width compromises tuning range and quality factor. Such varactor dimensioning results in a nominal variable capacitance of 22fF.

In order to symmetrically cover the positive and negative ranges of the varactor, the core transistors are sized and biased such that the common mode voltage at the tank equals  $V_{DD}/2$ .

A capacitive bank, switches fixed MOM capacitors in and out of the tank to extend the tuning range of the VCO.

The “on” resistance of the switches degrades the quality factor of the tank in discrete tuning. To lower the effect of this issue, according to Fig. 3.(a) switch ( $S_1$ ) is put between the two MOM capacitors such that with differential switching at these nodes only half of  $R_{on}$  appears in series with each unit capacitor. This allows a twofold reduction in switch width for a given resistance [10].

Unfortunately the biasing switches  $S_2$  &  $S_3$  contribute a large phase noise. To avoid this issue, according to Fig. 3.(b), in this design the bias to drain and source’s of  $S_1$  is provided through two large resistors. The resistor biased version exhibits an enhanced Q; thus shows a better trade-off between tuning range and phase noise.




Figure 3. Capacitive bank unit cell (a) Modified capacitive bank unit cell (b).

Design parameters of the 50 GHz VCO are summarized in Table I.

TABLE I. PARAMETER VALUES OF THE DESIGNED VCO

Parameter	Value
Tank Inductor	60pH
Varactor	22fF
Core Transistors	25 $\mu$ m
Switched Capacitor	4*13fF
Decoupling Capacitor	100fF

\* Number of rows in the capacitive bank

### III. LAYOUT OF THE PROPOSED VCO

The VCO is realized in bulk CMOS 28nm technology node. In realizing the core transistors, gate pitches of 252nm has been selected for both NFET and PFET

transistors as optimum compromise between parasitic resistances and capacitances of layout routing. A symmetric differential inductor is used to realize the tank inductance. Symmetric spiral inductors excited by differential waveforms exhibit a higher quality factor than their single-ended counterparts.

The two top most metal layers placed in parallel are employed to lower the series resistance of the single turn 60pH spiral. The outer diameter of the tank inductor is 50 $\mu$ m.

Modern fabrication processes require the most possible uniform metal density. However, on-chip inductors are often made of only few metal layers, resulting in low metal density in a large area. Consequently, dummy metal grids need to be placed under the inductor to maintain metal density uniformity and to meet the minimum density rules. One potential possibility to avoid this is to utilize the area underneath the inductor to put part of the circuitries, hence increasing metal density. Conventionally, due to the concern that components under the inductor would degrade its quality factor through eddy current loss, the real estate underneath the inductor was not utilized. However, if the size of the devices placed inside and/or around the inductor is small, the induced eddy current loops are localized in small regions which keeps the losses to a minimum [11].

Accordingly, as illustrated in Fig. 4, part of the area underneath the spiral is used to put the core circuit and to realize the digital bias control circuitry, reducing the circuit area to just 120x60 $\mu$ m.




Figure 4. Layout of the proposed VCO. The tank inductor is enclosed by the dashed green line.

An important practical concern at mm-wave frequencies is the routing parasitics, which can result in large discrepancies between simulation and measurement [6]. To obtain a good agreement between simulated and measured results, parasitics of interconnects were carefully modeled through EM simulations and the extracted model illustrated in Fig. 5 was employed for circuit simulations of the tank.  $L_{par}$  and  $R_{par}$  in this figure show the parasitic inductance and resistance of the connection path, respectively.

The somehow distributed structure of the tank helps to split the tank capacitance from parasitic capacitances of the MOS devices, making possible a wider tuning range for the VCO.




Figure 5. Model used for simulating the VCO's tank.

IV. SIMULATION RESULTS

To alleviate the loading presented by the subsequent circuitries and further amplify the output swing of the VCO, the LO is connected to a common source buffer stage, which serves to drive the output pads and the 50Ω of the measurement set-up.

The VCO is simulated using Cadence Spectre with a 1.0V supply voltage. The two outputs of the VCO are connected to the buffer stage through two decoupling capacitors. The total current flowing through the VCO is less than 5.2mA.

As the switches in the capacitive bank turn on, the loss of the parallel branches degrades the quality factor of the tank. Consequently, larger  $g_m$  is required to start and maintain the oscillation. The required larger  $g_m$  is provided by increasing the bias voltage of the NMOS core transistors. This results in power saving because while a higher current is used at lower oscillating frequencies -where it is needed due to the larger tank losses- a smaller current can be used at higher frequencies. This way, the power consumption of the circuit is managed without degrading the phase noise performance.

Simulation results of the tuning range of the VCO versus the bias voltage variations are shown in Fig. 6. The VCO can be tuned from 47.4GHz to 52.7GHz. As expected, a conventional switched capacitor bank would result in non-uniform frequency steps that tighten at lower frequencies. To avoid blind zones in discrete tuning, each two consecutive tuning characteristic are devised to have some overlap.

Aggressively scaled technologies suffer from high process tolerances. A wide tuning range for the VCO

guarantees compensation of frequency variation in these technology nodes.

As shown in Fig. 7 the phase noise at 10MHz offset is less than -115dBc/Hz at the center of the band and is below -113dBc/Hz across the whole tuning range of the VCO.




Figure 6. Tuning characteristic of the VCO versus the control voltage.




Figure 7. Phase noise vs. frequency offset from carrier at 50 GHz

Table II. compares the performance of the VCO with some of state of the art.

V. CONCLUSION

A mm-wave LC voltage controlled oscillator is presented in this paper. The VCO employs an NMOS-PMOS cross coupled pair to realize a low power high swing design.

A bank of switched capacitors extends the tuning range of the VCO to more than 10.5% around the center frequency of 50GHz. The VCO draws a maximum current of 5.2mA from a 1V supply.

By employing a variable digital biasing strategy for the gate of the NMOS core transistors, the power consumption of the VCO can be reduced to 2.7mW for the maximum oscillation frequency at which the losses of the tank are at their minimum.

The core area of the VCO is limited to 120μm x 60μm.

TABLE II. PERFORMANCE OF THE VCO VS. STATE OF THE ART.

Ref.	Tech. (CMOS)	Freq. (GHz)	PN@10M (dBc/Hz)	Power (mW)	TR (%)	FOM (dBc/Hz)	Core (μm <sup>2</sup> )
[12]	90nm	52	-117.0	20	11.5	-178.3	-
[6]	65nm	47.5	-118.5	16	22.9	-180.0	220x125
[13]	SiGe HBT	58.4	-115.0	28	14.7	-175.9	-
[5]	SiGe BiCMOS	52.5	-129.0	132	26.5	-182.2	420x400
<b>This work</b>	<b>28nm</b>	<b>50</b>	<b>-115.0</b>	<b>3.4</b>	<b>10.5</b>	<b>-183.7</b>	<b>120x60</b>

It is implemented in 28nm bulk CMOS technology node and achieves a FOM greater than 182.3dBc/Hz across its whole tuning range.

#### REFERENCES

- [1] O. Momeni and E. Afshari, "High power terahertz and millimeter-wave oscillator design: A systematic approach," *IEEE J. Solid-State Circuits*, vol. 46, pp. 583-597, Mar. 2011.
- [2] J. L. González, F. Badets, B. Martineau, and D. Belot, "A 56-GHz LC-Tank VCO with 17% tuning range in 65-nm bulk CMOS for wireless HDMI," *IEEE Trans. Microw. Theory Tech.*, vol. 58, pp. 1359-1366, May 2010.
- [3] S. Bozzola, D. Guermandi, A. Mazzanti, and F. Svelto, "An 11.5% frequency tuning, -184 dBc/Hz noise FOM 54 GHz VCO," in *Proc. IEEE Radio Frequency Integrated Circuits Symposium*, Atlanta, USA, June 2008, pp. 657-660.
- [4] D. Huang, W. Hant, N. Wang, T. Ku, Q. Gu, R. Wong, and M. Chang, "A 60GHz CMOS VCO using on-chip resonator with embedded artificial dielectric for size, loss and noise reduction," in *Proc. IEEE Solid State Circuits Conf.*, Sanfransisco, USA, Feb. 2006, pp. 1218-1227.
- [5] T. Nakamura, T. Masuda, K. Washio, and H. Kondoh, "A push-push VCO with 13.9-GHz wide tuning range using loop-ground transmission line for full-band 60-GHz transceiver," *IEEE J. Solid-State Circuits*, vol. 47, pp. 1267-1277, June 2012.
- [6] D. Murphy, Q. Gu, Y. Wu, H. Jian, Z. Xu, A. Tang, F. Wang, and M. F. Chang, "A low phase noise, wideband and compact CMOS PLL for use in a heterodyne 802.15.3c transceiver," *IEEE J. Solid-State Circuits*, vol. 46, pp. 1606-1617, July 2011.
- [7] E. Mammei, E. Monaco, A. Mazzanti, and F. Svelto, "A 33.6-to-46.2GHz 32nm CMOS VCO with 177.5dBc/Hz minimum noise FOM using inductor splitting for tuning extension," in *Proc. IEEE International Solid-State Circuits Conference Digest of Technical Papers*, Feb. 2013, pp. 350-351.
- [8] U. Decanis, A. Ghilioni, E. Monaco, A. Mazzanti, and F. Svelto, "A low-noise quadrature VCO based on magnetically coupled resonators and a wideband frequency divider at millimeter waves," *IEEE J. Solid-State Circuits*, vol. 46, no. 12, pp. 2943-2955, Dec. 2011.
- [9] E. Sotiria, A. Kytonaki, and Y. Papananos, "A low-voltage differentially tuned current-adjusted 5.5-GHz quadrature VCO in 65-nm CMOS technology," *IEEE Trans. Microw. Theory Tech.*, vol. 58, pp. 254-258, May 2011.
- [10] B. Razavi, *RF Microelectronics*, 2 ed. Boston: Prentice Hall, 2012.
- [11] F. Zhang and P. R. Kinget, "Design of components and circuits underneath integrated inductors," *IEEE J. Solid-State Circuits*, vol. 41, pp. 2265-2271, Oct. 2006.
- [12] S. Sarkar, P. Sen, B. Perumana, D. Yeh, D. Dawn, S. Pinel, and J. Laskar, "60 GHz single-chip 90nm CMOS radio with integrated signal processor," in *Proc. IEEE MTT-S International Microwave Symposium Digest*, Atlanta, USA, June 2008, pp. 1167-1170.
- [13] A. Barghouthi and F. Ellinger, "Design of a 54 to 63 GHz differential common collector SiGe Colpitts VCO," in *Proc.*

*International Conference on Microwave Radar and Wireless Communications*, Vilnius, Lithuania, June 2010, pp. 1-4.

**Kambiz Hadipour** was born in Tehran, Iran, in 1984. He received the bachelor degree in Electrical Engineering from Zanjan University, Zanjan, Iran in 2006. In 2010, he received the master degree with honor from Tarbiat Modares University, Tehran, Iran. He is currently working towards the Ph.D degree in Microelectronics at University of Pavia. His major research interests include RF and mm-wave IC design on advance CMOS technologies. From 2007 he has been a student member of IEEE and IEEE Solid State Circuits Society.

**Andrea Ghilioni** was born in Pavia, Italy, in 1984. He received from the University of Pavia, Italy, the B.S. and M.S. degrees with honors in Electronics Engineering in 2006 and 2008 respectively and the Ph.D. degree in Microelectronics in January 2012, with Professor Francesco Svelto as Advisor. His current research interests cover RF/microwave and mm-wave IC design in scaled CMOS technologies, focused on low-power transceivers for multi-Gbps wireless communications. From 2010 he has been a member of IEEE and IEEE Solid State Circuits Society.

**Junlei Zhao** was born in Yichang, China, in 1986. He received the B.S. and M.S. degrees in Electronics Engineering in 2008 and 2011, respectively, both from Peking University, Beijing, China. During his Master degree thesis, he studied high-speed Digital to Analog Converter. Since 2011, he works toward the Ph.D. in Microelectronics at University of Pavia. His research interests include RF and mm-wave IC design, with particular focus on low power transceiver for high-speed short-range wireless communication.

**Andrea Mazzanti** was born in Modena (ITALY) in 1976. He received the Laurea and Ph.D. degrees in Electrical Engineering from the Università di Modena, ITALY in 2001 and 2005 respectively. In 2005 he became assistant professor at the Faculty of Engineering, University of Modena. In 2010 he moved to the Faculty of Engineering of the Università di Pavia. He began his research activity in 2001 investigating processing optimization and reliability of III-V field effects transistors. In 2002 he moved his research interest toward the development of silicon integrated circuits for analog, RF and mm-waves. applications covering high speed wireless and wireline communications, consumer electronics, biomedical devices, medical diagnosis instrumentation, sensor interfaces. He has experience in the research and design (from spec. to layout delivery) of transceiver architectures, frequency synthesizers, RF and Analog building blocks. His research achievements have been published on more than 50 international conferences and journals. He collaborates with Studio di Microelettronica, a joint research laboratory between STMicroelectronics and Università di Pavia. He participated as principal investigator and co-investigator in several microelectronic research programs, funded by the government and private companies. He is a member of the wireless technical committee of the IEEE Custom Integrated Circuit Conference (CICC), a leading conference on advanced IC design held every year in San Jose (California) and co-chairman of the wireless committee of the IEEE International Conference on Integrated Circuits Design and Technology.