# Design of Reliability Improvement in HV p-Channel LDMOS DUTs by a 0.25µm 60-V BCD Process

Shen-Li Chen and Yu-Ting Huang Department of Electronic Engineering, National United University, MiaoLi City 36003, Taiwan Email: jackchen@nuu.edu.tw, a229272000@gmail.com

Abstract-Different drain-side layout patterns for the 0.25µm 60-V high voltage p-channel Lateral-Diffused MOS device (pLDMOS) devices are investigated in this paper. For the anti-ESD capability evaluation, a drain-side "pnp" arranged-type for a pLDMOS-embedded-SCR structure is used to study this layout type's effect. Here, the layout types of P<sup>+</sup> region will be treated as some Continuous-Extended (CE) type into the drain-side manners and some Discrete-Distributed (DD) areas into the drain-side architectures, respectively. After all, from Transmission-Line Pulse (TLP) experimental data, it can be found that the DD-type layout manners in the drain-side have a better anti-ESD capability than that of the CE-type, and the secondary breakdown current  $(I_{t2})$  values can be achieved above 7A (so good their are). On the other hand, the holding voltage (V<sub>h</sub>) for the latch-up consideration of the CE-type shows an escalating trend, so it will be with higher anti-electrical-over-stress (EOS) capability.

Index Terms—Electrical-Over-Stress (EOS), Electrostatic Discharge (ESD), embedded-SCR, holding voltage ( $V_h$ ), p-channel-lateral-diffused MOS (pLDMOS), secondary breakdown current ( $I_{t2}$ ), Transmission-Line Pulse (TLP), trigger voltage ( $V_{t1}$ )

### I. INTRODUCTION

High-Voltage (HV) Lateral-Diffused Metal-Oxide-Semiconductor (LDMOS) devices are the dominant technology used in many applications nowadays, such as communication modules, power electronics components, power management circuits, automotive electronics, LCD drivers [1]-[7], its importance is increased in the HV purposes. Due to its high operating voltage, it needs to have a good reliability. Usually, hoping these devices has good reliability capabilities in the anti-ESD and/or Latch-Up (LU) immunity.

Usually, n-channel Lateral-Diffused MOS device (nLDMOS) device cells have a large cell area, therefore we hope it can be a anti-ESD protection component for its low on-resistance behavior, but it has several obvious shortcomings, including the Vt1 is too high and the device in a multi-finger structure can't completely turnedon, then it will result in per unit length the ESD capacity is too low. On the other hand, a conventional SCR is also used in HV applications due to have a very strong ESD capacity per unit length, but it also has some disadvantages, including the Vh is too low. Then, there are some studies brightening an idea to combine these two components [8]-[15]. An ESD protection circuit in the power port, the nLDMOS device is easily prone to the latch-up happening, so using a pLDMOS will have some advantages; however the pLDMOS has a higher Vh value than an nLDMOS. In this paper, an N+ implants in the drain-side of a pLDMOS to form a pLDMOS with an embedded SCR structure, so that these two elements can be corporate their characteristics to achieve a high anti-ESD and a high anti-LU abilities.

### II. HV TEST DEVICES AND DESIGN METHODS

# *A. pLDMOS-Embedded-SCR* ( "*pnp*"-*P*<sup>+</sup> *CE Type in the Drain-Side*)

Here, the experimental tested devices of pLDMOS and pLDMOS-SCR were fabricated by a TSMC 0.25-µm 60-V BCD process. The channel length (L) is kept to be 2- $\mu$ m, channel width of each finger (W<sub>f</sub>) is 100- $\mu$ m, finger numbers M=6, and the total channel width  $(W_{tot})$  is kept a constancy, 600-µm. Fig. 1 and Fig. 2 are the cross-section and schematic layout of a pLDMOS-SCR conventional stripe-type, respectively. From this cross-section illustration, a pLDMOS is divided into three zones in the drain-side, and then the N<sup>+</sup> doses implanted into the center region to form a parasitic SCR structure, which called the pLDMOS-SCR "pnp"-type structure. From Fig. 1~Fig. 2, a reference DUT is defined as with adding an original stripe type SCR structure of the pLDMOS device which was not modulated in the drain-side. In the first part, the layout type of these P<sup>+</sup> regions from the original stripe type was changed to the P<sup>+</sup> region continuous extended toward the middle region of the N<sup>+</sup> diffusion region by some fixed spacing intervals. Then, the P<sup>+</sup> diffusion area of a pLDMOS will be increased, which is used to verify whether its anti-ESD ability of a pLDMOS will increase or not?

The experimental groups of part-1 are shown in Table I, where there are five different planning parameters. The interval between two adjacent extended  $P^+$  region are kept two contact spacing and the segment length of every  $P^+$ 

Manuscript received January 2, 2015; revised October 16, 2015.

extension area into the middle N<sup>+</sup> zone are kept to be 3, 11, 24, 63, 128 contact spacing. Therefore, the P<sup>+</sup> to N<sup>+</sup> area ratios of these samples is not same. Meanwhile, this part will be compared with the reference DUT (none-modulated pLDMOS-SCR ("*pnp*") stripe type); we hope to find an optimum ratio value for the best anti-ESD ability. These high-voltage pLDMOS-SCR ("*pnp*") DUTs with a P<sup>+</sup> continuously extended type in the drain-side are listed in Table I and a schematic layout of (CE 3\_2co) device is shown in Fig. 3.



Figure 1. Cross-Section diagram of an HV pLDMOS-SCR ("pnp" conventional stripe-type).



Figure 2. Schematic layout of an HV pLDMOS-SCR ("pnp" conventional stripe-type).

TABLE I. DEVICE LISTS OF PLDMOS-SCR ("PNP") DUTS WITH A P<sup>4</sup> CE-TYPE

Types	Cell name			
1	pLD_pnp_CE 3_2co			
2	pLD_pnp_CE 11_2co			
3	pLD_pnp_CE 24_2co			
4	pLD_pnp_CE 63_2co			
5	pLD_pnp_CE 128_2co			



Figure 3. Schematic layout of an HV pLDMOS-SCR ("pnp") with a CE-type (CE 3\_2co-type).

# B. pLDMOS-Embedded-SCR ("pnp"-P<sup>+</sup> DD Type in the Drain-Side)

In the previous section, the HV pLDMOS-SCR ("*pnp*") with a drain-side P<sup>+</sup> continuous extended type makes the drain-side P<sup>+</sup> diffusion area increasing, which is used check more the drain-side P<sup>+</sup> diffusion area with regard to the pLDMOS-SCR whether positive to the anti-ESD capacity or not? In this section, the P<sup>+</sup> diffusion area will be reduced in the drain-side by the P<sup>+</sup> discrete distributed type, which is acted to increase the parasitic SCR area. A schematic layout of (DD 3\_2co) high-voltage pLDMOS-SCR ("*pnp*") DUT with a P<sup>+</sup> discrete distributed type in the drain-side is shown in Fig. 4.

Similarly, the experimental groups of part-2 are shown in Table II, where there are five different planning parameters. The interval between two adjacent discrete  $P^+$ region are kept two contact spacing and the segment length of every  $P^+$  discrete area in the drain-side are kept to be 3, 11, 24, 63, 128 contact spacing. Therefore, the  $P^+$ to  $N^+$  area ratios of these samples is not same. Meanwhile, this part will be compared with the reference DUT (nonemodulated pLDMOS-SCR (*"pnp"*) stripe type); we hope to find an optimum ratio value for the best anti-ESD ability.



Figure 4. Schematic layout of a pLDMOS-SCR ("*pnp*") with a P<sup>+</sup> DDtype (DE3\_2co).

TABLE II. DEVICE LISTS OF PLDMOS-SCR ("PNP") DUTS WITH A P<sup>+</sup> DD-TYPE

Types	Cell name
6	pLD_pnp_ DD 3_2co
7	pLD_pnp_ DD 11_2co
8	pLD_pnp_ DD 24_2co
9	pLD_pnp_ DD 63_2co
10	pLD_pnp_ DD 128_2co

#### **III. TESTING EQUIPEMENT**

A Transmission-Line-Pulse (TLP) testing system will be used to measure the high-current snapback key parameters of these ten kinds of pLDMOS-embedded SCR DUTs. A TLP tester can offer a continuous stephigh pulse to a Device-Under-Testing (DUT), and shortly rising/falling time of the continuous square wave can also simulate the transient noise of an ESD incident. Then, it is behaved as a short square wave with a 100-ns pulse width and less 10-ns rising/falling times to evaluate the device snapback I-V response.

### IV. TESTING RESULTS AND DISCUSSION

### *A. pLDMOS-Embedded-SCR* ("*pnp*"-*P*<sup>+</sup> *CE Type in the Drain-Side*)

The snapback I-V curves of HV pLDMOS-SCR ("*pnp*") with a drain-side P<sup>+</sup> continuously extended type are shown in Fig. 5. It can be found that the reference group which does not modulate the SCR structure and with the I<sub>t2</sub> value is averaged about 6.84A, however the I<sub>t2</sub> value of five continuously modulated groups are falling between 0.7~0.9A. The V<sub>t1</sub>, V<sub>h</sub>, and I<sub>t2</sub> distributions are shown in Fig. 6~Fig. 7 and Table III. And, the breakdown voltage (V<sub>BK</sub>) distribution by using a Keithley 2410 is also shown in Table III (under the V<sub>g</sub>=V<sub>s</sub>=VDD bias condition).

Here, the P<sup>+</sup> continuously extended type in drain-side makes the P<sup>+</sup> area expansion. In the same meaning, when one does expand the drain-side area of a pLDMOS which will weaken the contribution of the parasitic SCR. Therefore, the testing results of I<sub>t2</sub> value of these continuously extended are all within the range of 0.7~0.9A. As the proportion of N<sup>+</sup>/P<sup>+</sup> (the proportion of this parasitic SCR) lower, the capability of anti-ESD is significantly decreased. But, the V<sub>h</sub> values of this type arrangement are good for the LU immunity (improvement more than 10.5% as compared with the reference DUT).



Figure 5. Snapback I-V curves & leakage currents of pLDMOS-SCR ("*pnp*" type) P<sup>+</sup> drain-side CE-types in the drain side.



Figure 6. Relationship diagrams of  $V_{t1}$  &  $V_h$  values values of pLDMOS-SCR ("*pnp*" type) P<sup>+</sup> drain-side CE-types in the drain side.



Figure 7. Relationship diagrams of breakdown-voltage values of pLDMOS-SCR ("pnp" type) P<sup>+</sup> drain-side CE-types in the drain side.

TABLE III. SNAPBACK KEY PARAMETERS OF PLDMOS-SCR ("PNP" TYPE) DUTS

pLDMOS+SCR ("pnp"- type)		$V_{t1}(V)$	$V_{h}\left(V ight)$	$\begin{array}{c} I_{t2}(A) \\ (mean \ \pm \sigma) \end{array}$	$V_{BK}(V)$
Ref. DUT	pLDMOS_pnp	56.345	27.670	>7	70.628
CE-types	CE 3_2co	59.903	29.841	$0.91 \pm 0.13$	70.608
	CE 11_2co	55.483	29.707	$0.78\ \pm 0.09$	70.594
	CE 24_2co	59.099	30.096	$0.80\ \pm 0.08$	70.502
	CE 63_2co	56.027	29.783	$0.76\ \pm 0.16$	70.556
	CE 128_2co	56.166	30.574	$0.74\ \pm 0.12$	70.491
	DD 3_2co	41.735	6.655	>7	58.322
DD-types	DD 11_2co	43.793	8.089	>7	58.461
	DD 24_2co	42.391	8.088	>7	58.017
	DD 63_2co	45.130	8.074	>7	58.162
	DD 128_2co	42.715	8.189	>7	58.188

# B. pLDMOS-Embedded-SCR ("pnp"-P<sup>+</sup> DD Type in the Drain-Side)

The snapback I-V curves of HV pLDMOS-SCR ("*pnp*") with a drain-side P<sup>+</sup> discrete distributed type are shown in Fig. 8. It can be found that the I<sub>t2</sub> values are all larger than 7A (due to the electric power limitation of this TLP measurement system, a measurement will be stopped when the internal current of DUTs is more than 7A). Meanwhile, the V<sub>t1</sub>, V<sub>h</sub> and I<sub>t2</sub> distributions are shown in Table III. And, the breakdown voltage (V<sub>BK</sub>) distribution by using a Keithley 2410 is also shown in Fig. 9~Fig. 10 and Table III (under the V<sub>g</sub>=V<sub>s</sub>=VDD bias condition).

Then, the P<sup>+</sup> discrete distributed type in drain-side makes the P<sup>+</sup> area shrink. In the same meaning, when one does shrink the drain-side area of a pLDMOS which will strengthen the contribution of the parasitic SCR. Therefore, the testing results of I<sub>t2</sub> value of these discrete distributed DUTs are all above 7A. As the proportion of N<sup>+</sup>/P<sup>+</sup> (the proportion of this parasitic SCR) higher, the capability of anti-ESD can be kept significantly good. But, the V<sub>t1</sub> and V<sub>h</sub> values of this type arrangement are decreased as compared with the reference DUT.



Figure 8. Snapback I-V curves & leakage currents of pLDMOS-SCR ("*pnp*" type) P<sup>+</sup> type drain-side DD-type in the drain side.



Figure 9. Relationship diagrams of  $V_{\rm tl}$  &  $V_{\rm h}$  values values of pLDMOS-SCR ("pnp" type) P<sup>+</sup> drain-side DD-types in the drain side.



Figure 10. Relationship diagram of breakdown-voltage values of pLDMOS-SCR ("*pnp*" type) P<sup>+</sup> type drain-side DD-types in the drain side.

#### V. CONCLUSION

An implementation of the embedded-SCR in drain-side corporate with CE- and DD-types pLDMOS has been demonstrated in this paper. From this work, it can be found that the  $n^+$  implanted location and percentage of a pLDMOS with embedded SCRs in the drain-side will have a strong impact on the anti-ESD robustness. Through a systematic design and analysis of experiment

DUTs, we can find that the layout type of DD of  $p^+$  region in the drain-side have a better capability of anti-ESD than the CE-type, it's I<sub>t2</sub> value can be reached over 7 A. However, the holding voltage (V<sub>h</sub>) of CE-type has higher value and this type arrangement is good for the LU immunity (improvement more than 10.5% as compared with the reference DUT). Therefore, the layout type of  $p^+$ CE-type in the drain-side can use to reduce the possibility of LU happening.

#### ACKNOWLEDGMENT

In this work, authors would like to thank the National Chip Implementation Center in Taiwan for providing the process information and fabrication platform. And, authors would like to acknowledge the financial support of the Ministry of Science & Technology of Taiwan, through grant number MOST 103-2221-E-239-014.

#### REFERENCES

- T. S. Kwon, J. H. Song, J. B. Lee, S. H. Paek, and S. I. Yong, "A new smart power module for low power motor drives," in *Proc. IEEE Int. Conference on Power Electronics*, 2008, pp. 695-699.
- [2] A. J. Walker, H. Puchner, and S. P. Dhanraj, "High-Voltage CMOS ESD and the safe operating area," *IEEE Tran. on Electron Devices*, vol. 56, no. 8, pp. 1753-1760, 2009.
- [3] K. Kurohane, T. Senjyu, A. Yona, N. Urasaki, T. Goya, and T. Funabashi, "A hybrid smart AC/DC power system," *IEEE Tran.* on Smart Grid, vol. 1, pp. 199-204, 2010.
- [4] S. Wang, J. Liu, J. J. Chen, and X. Liu, "Power sleep: A smart power-saving scheme with sleep for servers under response time constraint," *IEEE Tran. on Emerging and Selected Topics in Circuits and Systems*, vol. 1, no. 2, pp. 289-298, 2011.
- [5] H. Chang, J. J. Jang, et al., "Advanced 0.13um smart power technology from 7V to 70V," in Proc. 24th International Symposium on Power Semiconductor Devices and ICs, 2012, pp. 217-220.
- [6] S. Stanzione, C. V. Liempd, R. V. Schaijk, Y. Naito, R. F. Yazicioglu, and C. V. Hoof, "A self-biased 5-to-60V input voltage and 25-to-1600 μW integrated DC-DC buck converter with fully analog MPPT algorithm reaching up to 88% end-to-end efficiency," in *Proc. IEEE International Solid-State Circuits Conference*, 2013, pp. 74-75.
- [7] T. Miyoshi, T. Tominari, H. Fujiwara, T. Oshima, and J. Noguchi, "Design of a reliable p-channel LDMOS FET with RESURF technology," *IEEE Transactions on Electron Devices*, vol. 61, no. 5, pp. 1451-1456, 2014.
- [8] S. Pendharkar, R. Teggatz, J. Devore, J. Carpenter, T. Efland, and C. Y. Tsai, "A novel LDMOS device with ESD robustness," in *Proc. 12th International Symposium on Power Semiconductor Devices and ICs*, 2000, pp. 341-344.
- [9] J. H. Lee, J. R. Shih, et al., "Novel ESD protection structure with embedded SCR LDMOS for smart power technology," in Proc. IEEE International Reliability Physics Symposium, 2002, pp. 156-161.
- [10] A. J. Walker, S. T. Ward, and H. Puchner, "Novel robust high voltage ESD clamps for LDMOS protection," in *Proc. IEEE International Reliability Physics Symposium*, 2007, pp. 596-597.
- [11] P. Zhang, Y. Wang, S. Jia, and X. Zhang, "Study of LDMOS-SCR: A high voltage ESD protection device," in *Proc. 10th IEEE International Conference on Solid-State and Integrated Circuit Technology*, 2010, pp. 1722-1724.
- [12] P. Zhang, Y. Wang, S. Jia, and X. Zhang, "Analysis of LDMOS-SCR ESD protection device for 60V SOI BCD technology," in *Proc. IEEE International Conference on Electron Devices and Solid-State Circuits*, 2010, pp. 1-4.
- [13] S. Y. Liu, W. F. Sun, H. W. Pan, H. Wang, and Q. S. Qian, "A novel latch-up free SCR-LDMOS for power-rail ESD clamp in half-bridge driver IC," in *Proc. IEEE 11th International Conference on Solid-State and Integrated Circuit Technology*, 2012, pp. 1-3.

- [14] Y. C. Huang, C. T. Dai, and M. D. Ker, "Self-Protected LDMOS output device with embedded SCR to improve ESD robustness in 0.25-µm 60-V BCD process," in *Proc. IEEE International Symposium on Next-Generation Electronics*, 2013, pp. 116-119.
- [15] S. L. Chen and C. J. Lin, "Layout structure dependence of 60-V nLDMOS devices in the anti-ESD reliability consideration," *Journal of Electrical and Control Engineering*, vol. 4, no. 5, pp. 1-9, Oct. 2014.



Shen-Li Chen was born in 1958. He joined the ERSO, ITRI, Taiwan in 1987, and worked at the R&D Department responsible for reliability analysis in submicron circuits. He received Ph.D. degree from National Tsing-Hua University, Taiwan, in 1992. After then, he also acted a director of AX and CG Electronics Corporation in R&D division, focused on I/O ESD/Latch-up cells design especially used in HV processes and the DC-DC analog circuit

design. In 2001, he joined the department of Electronic Engineering of National United University, Taiwan, as an associate professor.

In 2003, he was the chairman of Dept. Electronic Engineering of National United University, Taiwan. In 2013, he also was an adjunct professor of Software and Microelectronics School at Wuxi of Peking University, China. Recently, he continues to pursue his research interests in the modeling and characterization of HV power devices, and high ESD/LU immunity designs in VLSI and power electronics.

**Yu-Ting Huang** received her master degree from the Department of Electronic Engineering of National United University, Taiwan, in Jul. 2015. Her current research interests include high-voltage devices development and anti-ESD protection design.