Implementation of Output Capacitorless LDO Regulator Based on Flipped Voltage Follower for Low Power Applications

Min-Chin Lee, Chong-Lin Shu, and Xiao-Xuan Yang
Department of Electronic Engineering, Oriental Institute of Technology, New Taipei City, Taiwan
Email: lmchin@mail.oit.edu.tw, {oitmsic2218, minking0525}@gmail.com

Abstract—This paper proposes a based flipped voltage follower Output Capacitorless Low-Dropout (OCL-LDO) regulator with voltage spike detection circuit for low power applications. The OCL-LDO regulator introducing a capacitive coupling circuit at the output of the LDO for output voltage spike detection. The detection circuit uses the transient voltage at the output of the LDO to instantaneously increase the charge and discharge current of the improved Flipped Voltage Follower (FVF). The power transistor gate switching rate can be improved to increase the transient response of the LDO. This based flipped voltage follower OCL-LDO regulator with voltage spike detection circuit is designed using TSMC 0.35μm 2P4M CMOS process technology. According to the simulation and measured results, the circuit with chip area is 1.35×1.35 mm$^2$, total chip power dissipation about 0.92 mW. Under heavy load condition this chip line regulation is 58 mV/V and load regulation is 0.38 mV/mA. The chip input supply voltage can operate from 1.6 V to 3.3 V, the load current from 5 mA to 100 mA and the output voltage can be stabilized at 1.0 V.

Index Terms—Output Capacitorless Low-Dropout (OCL-LDO) regulator, Flipped Voltage Follower (FVF), load regulation, line regulation, Power Supply Rejection Ratio (PSRR)

I. INTRODUCTION

At present, the functions of portable electronic products are updated, and the application is diversified and can be used for a long time toward low power and small area. Therefore, a high-efficiency power management module and a mixed signal circuit are required to be integrated on the same system chip (SOC) to achieve a variety of low power applications. A low-dropout voltage (LDO) regulator, with low noise, small size, and improved performance, is the mainstream of low-power regulation and intelligent power management regulator circuits [1]. Traditional LDO linear regulators require an output filter capacitor of a few microfarads to a dozen microfarad grades as frequency compensation, thus accounting for PCB area and cost. Among all on-chip LDO regulator, the Flipped Voltage Follower (FVF) based LDO regulators are more attractive in terms of simplicity, fast transient responses and low-voltage power consumption [2]. Transient response is a critical dynamic specification in LDO regulator design. Both the amplitude of the voltage spike and the recovery time of the regulated output voltage affect its overall accuracy, which indirectly impacts the performance of the circuits supplied by the LDO. In fact, the transient response of a LDO is related to different design parameters such as the closed-loop stability, the loop bandwidth and the slew rate at the gate of the power transistor [3], [4].

This paper proposes an FVF based output capacitorless (OCL-LDO) regulator architecture that utilizes capacitive coupling as an output voltage spike detection circuit without frequency capacitor compensation. It can be applied to System-on-Chip (SOC) low power applications, and the circuit architecture is shown in Fig. 1. The following is an analysis and design of the OCL-LDO core circuit, the voltage spike detection circuit, the bias current generating circuit and the control voltage generator which constitute the OCL-LDO regulator based on flipped voltage follower circuit.

II. ARCHITECTURE AND CIRCUITS DESIGN

The schematic of the proposed OCL-LDO regulator with voltage spike detection circuit for low power applications is shown in Fig. 1. The core circuit of OCL-LDO regulator is basically based on the flipped voltage follower, which is a modified structure of the super source follower as shown in Fig. 2 [5]. $V_{in}$ is the unregulated input supply voltage of the LDO. $M_s$ is the power transistor, while $M_{C1}$ and $M_{C2}$ form a folded error amplifier in the common-gate configuration. The basic principle of the small-signal negative feedback regulation...
as follow: When power MOS $M_p$ (basic LDO) output current $I_o$ suddenly increases, due to the large $C_{par}$ value (power MOS $M_p$ gate terminal parasitic capacitances), the LDO cannot immediately change the voltage $V_{SG}$ of $M_p$ to supply current, so this situation leads to a decrease in LDO output voltage $V_o$. The source of the power MOS $M_c1$ detects the drop of the LDO output voltage $V_o$, and generates a falling error voltage at the gate of the power MOS $M_p$ to increase the current from the input power source $V_{IN}$ to the load, so that $V_o$ rises to the basic principle of voltage regulation. Similarly, when $I_o$ suddenly decreases, the LDO cannot immediately reduce the voltage $V_{SG}$ of $M_p$ and raises $V_o$. Due to the performance of the negative feedback common-gate amplifier, the rising error voltage is generated at the gate of the power MOS $M_p$ to reduce the current from the input power source $V_{IN}$ to the load, so that $V_o$ is lowered to achieve the closed-loop regulated LDO output. As a result, the transconductances of $M_c1$ and $M_c2$ should be large in order to improve the small-signal response.

![Figure 2. OCL-LDO core circuit.](image)

The OCL-LDO undergoes large-signal response when there is rapid and large change of output load current $I_o$. When $I_o$ rapidly increases, the LDO cannot change $V_{SG}$ of $M_p$ instantaneously to provide current due to the large $C_{par}$, and this situation causes to drop $V_o$. The drop of $V_o$ reduces $V_{SG}$ of $M_c1$, and it causes $M_c1$ to cut-off momentarily. Thus, $I_{RBS2} - I_{RBS1}$ is the discharging current of $C_{par}$. The gate of the power PMOS $M_p$ drops rapidly to instantaneously increase the current from the input power source $V_{IN}$ to the load, so that the fast $V_o$ rises to achieve the basic principle of voltage regulation. Conversely, when $I_o$ suddenly decreases a lot, the LDO cannot immediately reduce the $V_{SG}$ of $M_p$ and raises $V_o$. The sudden increase in $V_o$ causes the source voltage of $M_c1$ to increase. Due to the performance of the common-gate amplifier, the drain of $M_c1$ and the gate voltage of $M_c2$ increase almost suddenly. This causes $M_c2$ to be cut-off immediately. Therefore, the charging current of $C_{par}$ is $I_{RBS1}$. The gate of the power PMOS $M_p$ rises rapidly to instantaneously reduce the current from the input power source $V_{IN}$ to the load, so that the fast $V_o$ drops to achieve voltage regulation performance.

The following is the analysis and design of the output voltage spike detection circuit, the bias current generating circuit and the control voltage generator circuit which constitute the OCL-LDO regulator based on flipped voltage follower circuit.

A. Output Voltage Spike Detection Circuit

From the above analysis, both $I_{RBS1}$ and $I_{RBS2}$ determine slew rate of the closed loop of the OCL-LDO. Higher bias current does enhance the transient response of the LDO, but this approach consumes unnecessary power dissipation. The OCL-LDO introducing a capacitive coupling circuit at the output of the LDO for output voltage spike detection. The detection circuit makes use of the rapid transient voltage at the LDO output to increase the bias current momentarily. Their circuit implementations are shown in Fig. 3. The MOS transistors $M_{UP1}$, $M_{UP2}$, and $M_{UP3}$ provide $I_{RBS1}$ to the OCL-LDO shown in Fig. 1, while the MOS transistor $M_{DN1}$, $M_{DN2}$ give $I_{RBS2}$. The coupling capacitors, $C_{UP}$ and $C_{DN}$, as well as two resistors, $R_{UP}$ and $R_{DN}$, are to form the proposed output voltage spike detection circuit of the OCL-LDO regulator. One of the two terminals of both $C_{UP}$ and $C_{DN}$ are connected to $V_o$ in order to achieve direct detection of the voltage spikes created at the transient instant.

![Figure 3. High-pass RC voltage spike detection circuit.](image)

B. Bias Current Generator Circuit

The bias current generator designed in this paper is shown in Fig. 4, and it provides the two working bias voltages $V_{RBS,UP}$ and $V_{RBS,DN}$ for the voltage spike detection circuit. To make the bias current generator independent of the supply voltage, the regulated output voltage of the
OCL-LDO is used for the bias-current generation. The bias current is given by, \( I_{\text{bias}} = (V_O - V_{\text{gs,ref}})/R \).

Therefore, if the aspect ratio sizes of the two MOS transistors \( M_{C1} \) and \( M_{C3} \) are the same, and the bias currents of the two MOS transistors \( M_{C1} \) and \( M_{C3} \) are the same, the bias current is designed as \( I_{\text{bias}} \) in this paper, so \( V_{S,C1} = V_{SG,3} \), the output voltage of the OCL-LDO core circuit is \( V_O = V_{\text{ref}} \).

After summarizing the analysis and design of all component circuits, the physical detail circuit and the layout micrograph of the proposed OCL-LDO regulator with voltage spike detection circuit for low power applications are shown in Fig. 6 and Fig. 7, respectively.

**III. SIMULATION AND MEASURED RESULTS**

By using TSMC 0.35μm CMOS 2P4M process to simulate the designed OCL-LDO regulator with voltage spike detection circuit for low power applications, the results of the post-simulation under five different corners are shown below.

Fig. 8 shows the output voltage waveforms of the OCL-LDO regulator operate at full load condition \( I_{\text{load}} = 100mA \), the input supply voltage of the OCL-LDO regulator circuit gradually increases from \( 0V \) to \( 3.3V \). The simulated result shows the output voltage of the OCL-LDO regulator can stable at \( 1.0V \) steadily under five different corners with the range of input supply voltage from \( 1.6V \) to \( 3.3V \) (The error is about 5%).
Fig. 8. Input supply voltage range of OCL-LDO circuit.

Fig. 9(a) and (b) show the load regulation of the OCL-LDO regulator circuit is about 0.95mV/mA ($V_{in} = 1.6V$) and 0.87mV/mA ($V_{in} = 3.3V$), under the input voltage is fixed at 1.6V and 3.3V respectively, and which load current instantaneous variation from 50mA to 500mA. The OCL-LDO regulator output voltage can stable at 1.0V steadily, and the steady-state time is 3.85us ($V_{in} = 1.6V$) and 3.63us ($V_{in} = 3.3V$), respectively.

Fig. 10(a) and (b) show the line regulation of the OCL-LDO regulator circuit is about 6.38mV/100mA ($V_{in} = 5$mA) and 4.32mV/100mA ($V_{in} = 100$mA), under the output is connected to light load ($I_{load} = 5$mA) and full load ($I_{load} = 100$mA) condition respectively, and which input supply voltage instantaneous variation from 1.6V to 3.3V at time of 50us and variation from 3.3V to 1.6V at the time of 300us. The OCL-LDO regulator output voltage can stable at 1.0V steadily, and the steady-state time is 64.5us and 74.5us, respectively.

Fig. 11 gives the post-simulation results of the power supply rejection ratio (PSRR) of the proposed OCL-LDO regulator circuit. And shown in figure, in the DC region, the PSRR is about -50dB. At the frequency 100KHz, the the PSRR is about -20dB.
The PCB board for chip characteristics measurement is shown in Fig. 12.

![Figure 12. Measurement PCB of chip function test.](image)

Fig. 13 (a) and (b) show the load regulation measured results of the OCL-LDO regulator circuit, where the output voltage can stable at $V_{0.1}$ steadily, and the steady-state time is $6\mu s$. The variation of output voltage of the OCL-LDO regulator is about $60mV$ ($V_{\text{IN}} = 1.6V$) and $89mV$ ($V_{\text{IN}} = 3.3V$), respectively.

![Figure 13. Load regulation measured results of chip $I_{\text{Load}}$ change from 5mA to 100mA.](image)

And the load regulation of the chip is $0.387mV/mA$, when the load current instantaneous variation from $5mA$ to $100mA$. Where shown in Fig. 13, yellow and blue lines represent the measurement data of load current condition (from $5mA$ to $100mA$) and output voltage ($V_{0} = 1.0V$) of the OCL-LDO regulator.

Fig. 14 (a) and (b) show the line regulation measured results of the OCL-LDO regulator circuit, where the variation of output voltage is from $0.97V$ to $1.07V$ ($I_{\text{Load}} = 5mA$) and from $0.93V$ to $1.03V$ ($I_{\text{Load}} = 100mA$), respectively. The chip output voltage can stable at $1.0V$ steadily and its line regulation is about $58mV/V$ when the input supply voltage instantaneous variation from $1.6V$ to $3.3V$. Where shown in Fig. 14, yellow and blue lines represent the measurement data of the input supply voltage from $1.6V$ to $3.3V$ and the chip output voltage is ($V_{0} = 1.0V$).

![Figure 14. Line regulation of measured results of chip $V_{\text{IN}}$ change from $1.6V$ to $3.3V$](image)

Fig. 15 gives the measured results of the Power Supply Rejection Ratio (PSRR) of the proposed OCL-LDO regulator circuit by the frequency response analyzer (Bode 100 R2). And shown in Fig. 15, red lines represent the measured PSRR of the proposed OCL-LDO regulator circuit. In the DC region, the PSRR is about $-50dB$. At the frequency $100KHz$, the PSRR is about $-25dB$. Different circuit topologies operating at various frequencies induce significant fluctuations on the power supply. These variations present a critical challenge, especially in low power LDO regulators based on FVF.
structures design [8], [9]. In consequence, it is required to optimize the conflict of aims between high PSRR and low power consumption while maintaining high accuracy.

![Image](image.png)

Figure 15. PSRR measured result of chip.

IV. CONCLUSIONS

Based on the aforementioned discussions, we can conclude that the implemented OCL-LDO regulator circuit has the chip size is $1.35 \times 1.35 \text{mm}^2$ with power dissipation about $0.922 \text{mW}$. And the simulation and actual measured results of the OCL-LDO regulator circuit are summarized in Table I below. The load regulation and line regulation of the circuit are about $0.38 \text{mV/mA}$ and $58 \text{mV/V}$, respectively. The chip input supply voltage can operate from $1.6V$ to $3.3V$, the load current can supply from $5\text{mA}$ to $100\text{mA}$ and the output voltage can be stabilized at $1.0V$. So, this circuit is suitable for the low power SOC power management module applications. But the PSRR of the proposed OCL-LDO regulator is not sufficient in biomedical or RFID applications for example. Therefore, improve the PSRR of this OCL-LDO at low and high frequency range is future research focus.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Specification</th>
<th>Pre-Simulation</th>
<th>Post-Simulation</th>
<th>Measured Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input Voltage Range (V)</td>
<td>1.6~3.3</td>
<td>1.6~3.3</td>
<td>1.6~3.3</td>
<td>1.6~3.3</td>
</tr>
<tr>
<td>Output Voltage (V)</td>
<td>1</td>
<td>1.009</td>
<td>0.95676</td>
<td>1.02</td>
</tr>
<tr>
<td>Max. Load Current $I_{\text{load(max)}}$ (mA)</td>
<td>100</td>
<td>101.34</td>
<td>96</td>
<td>95</td>
</tr>
<tr>
<td>Min. Load Current $I_{\text{load(min)}}$ (mA)</td>
<td>5</td>
<td>5.11</td>
<td>4.9</td>
<td>4.6</td>
</tr>
<tr>
<td>Line Regulation ($I_{\text{600mA}}$) (mV/V)</td>
<td>40 mV/V</td>
<td>45.1 mV/V</td>
<td>39.85 mV/V</td>
<td>58.82 mV/V</td>
</tr>
<tr>
<td>Load Regulation (TT) (mV/mA)</td>
<td>0.5 mV/mA</td>
<td>1 mV/mA</td>
<td>0.87 mV/mA</td>
<td>0.378 mV/mA</td>
</tr>
</tbody>
</table>

REFERENCES


Min-Chin Lee was born in Nantou, Taiwan, R.O.C. in 1959. He received the B.S. degree from National Taiwan Institute of Technology, Taipei, Taiwan, R.O.C., the M.S. degree from Chung Yuan University, Chungli, Taiwan, R.O.C., both in in electronic engineering and the Ph.D. degree in electrical engineering from National Taiwan University. Taipei, Taiwan, R.O.C., in 1983, 1985 and 1996, respectively. From 1977 to 2001, he was an Engineer with the Telecommunication Organization, Taiwan, R.O.C. In 2001, he joined the faculty of the Department of Electronic Engineering, Oriental Institute of Technology, where he is currently an Assistant Professor. His research interests include integrated circuits and power switching converters in modern communication systems.

Chong-Lin Shu was born in New Taipei City, Taiwan, R.O.C., in 1995. He received the B.S. degree in electronic engineering from Oriental Institute of Technology, New Taipei City, Taiwan, R.O.C., and where he is currently working toward the M.S. degree. His research interests include modeling and simulation of switching converters and electronic ballast integrated circuit design.

Xiao-Xuan Yang was born in New Taipei City, Taiwan, R.O.C., in 1985. She received the B.S. degree in department of industrial management from Oriental Institute of Technology, New Taipei City, Taiwan, R.O.C., and where she is currently working toward the M.S. degree. Her research interests include modeling and simulation of RF transceivers integrated circuit design.