

# Ultra-Low Voltage Low Power Bulk Driven Z Copy-Current Controlled-Current Differencing Buffered Amplifier

Salma Bay Abo Dabbous and Ziad Alsibai

Dept. of Microelectronics, Brno University of Technology, Brno, Czech Republic

Email: xbayab00@stud.feec.vutbr.cz, xalsib00@stud.feec.vutbr.cz

**Abstract**—This paper presents Ultra Low Voltage (ULV) Low Power (LP) Z Copy-Current Controlled-Current Differencing Buffered Amplifier (ZC-CC-CDBA) with single voltage supply. The circuit is performed using bulk driven (BD) technique and it is capable to operate at ULV of 0.65V and consumes low power in the micro range. In addition to the topology simplicity, the proposed circuit offers high linearity and extended output voltage range. Eventually, to verify the functionality of the proposed circuit, current mode multi-function biquad filter using three ZC-CC-CDBAs with two grounded capacitors is included as an example of application. The simulations are performed in PSPICE environment using the 0.18 $\mu$ m CMOS technology from TSMC.

**Index Terms**—bulk driven, current differencing buffered amplifier, filter, low power circuit

## I. INTRODUCTION

Minimizing the power consumption and reducing the supply voltage become essential demands in modern portable electronic devices and battery-powered implantable and wearable biomedical devices. Since low voltage (LV) LP operation either prolongs the battery life time or/and decreases device's size using a smaller battery [1]. These requirements boost the efforts of designers to propose circuits capable to operate under LV LP conditions.

The main barrier in LV LP analog circuit design is the rather high threshold voltage of the MOST. Hence various techniques have been invented to reduce or even remove the threshold voltage from the signal path. Among the most interesting techniques are the non-conventional ones: Bulk Driven (BD), Floating Gate (FG) and Quasi-Floating Gate (QFG) MOST [2]-[4].

The aforementioned non-conventional techniques were successfully utilized to build numerous of modern LV LP active electronic elements [4]-[24]. Since these techniques enjoy the following design advantages: ULV LP operation capability, simple circuitry, and extended input voltage range. Moreover, their relatively lower transconductance value and narrower bandwidth in comparison to conventional gate driven MOST (GD) are attractive features in some applications, such as

biomedical ones, since the amplitude and the frequency of the biological signals are extremely low.

The bulk driven (BD) principle was introduced for the first time in 1987 [5]. Although the transconductance of the BD MOST is the smallest among the non-conventional techniques, it is capable to process AC and DC signals, while the capacitively coupled gates of FG and QFG MOSTs prevent processing DC signals. Furthermore The BD MOST occupies smaller area on chip than FG and QFG MOSTs due to their input capacitors [4][17]. During the last decade various interesting and effective active elements were designed utilizing the BD technique, such as operational transconductance amplifiers (OTAs) [4], [6], and [7], operational amplifiers [8], and [9], voltage followers [10], and [11], second generation current conveyors (CCIIs) [12], and [13], current differencing external transconductance amplifiers (CDeTAs) [14], winner take all circuit [15], differential-input buffered and external transconductance amplifiers (DBeTAs) [16] and Differential difference current conveyor (DDCC) [17].

The current differencing buffered amplifier (CDBA) principle was first published in 1999 [25]. Owing to its simplicity and capability to operate in current and voltage modes, it is considered as universal building block for analog signal processing with interesting application potentials. The capability of controlling the transfer parameters of the CDBA extends its applicability. Thus two controlling methods have been proposed: current controlled CDBA (CC-CDBA) [26]-[32], and digitally controlled CDBA (DC-CDBA) [33]. In several applications of the CDBA, There is a need for utilization of the output current signal flowing out of the output terminal to the working impedance [34]. However, this procedure is not easy to be achieved, since any attempt to use the output current affects the entire circuit performance. Therefore, providing copy of the output current is very useful in many applications. This copy can be performed by additional high impedance output terminal of the CDBA, thus this element can be named Z copy CDBA (ZC-CDBA) [35]. The CDBA building block has been widely used to design voltage mode or current mode filters [36]-[44]. Furthermore, various oscillators based on the CDBA were introduced in literature [26]-[28] [45] [46].

The purpose of this work is to introduce a new simple CMOS structure based on BD technique of the ZC-CC-CDBA capable to operate with ULV LP conditions. Thus the attractive features of this building block can be widely employed in LV LP applications.

This paper is organized as follows. Sect. II presents the principle and the internal structure of the novel ULV LP ZC-CC-CDBA based on the BD technique. In Sect. III, biquad multi-function current mode filter is introduced as an example of application. Sect. IV shows the simulation results, and Sect. V is the conclusion.

## II. ULV LP ZC-CC-CDBA

The ZC-CC-CDBA is a five terminal active element; two low impedance input terminals (p, n), two high impedance output terminals (z, zc), and one low impedance output terminal (w). The schematic symbol of the ZC-CC-CDBA and its equivalent circuit are depicted in Fig. 1(a) and (b), respectively.




Figure 1. ZC-CC-CDBA: (a) schematic symbol, (b) equivalent circuit.

Unlike the well-known conventional CDBA, the input voltages  $V_p$  and  $V_n$  are not equal to zero. Instead they have finite parasitic input resistances  $R_p$  and  $R_n$ , respectively. The input/output behavior of the ZC-CC-CDBA circuit can be described by the following matrix:

$$\begin{pmatrix} V_p \\ V_n \\ I_z, I_{zc} \\ V_w \end{pmatrix} = \begin{pmatrix} R_p & 0 & 0 & 0 \\ 0 & R_n & 0 & 0 \\ 1 & -1 & 0 & 0 \\ 0 & 0 & 1 & 0 \end{pmatrix} \begin{pmatrix} I_p \\ I_n \\ V_z \\ I_w \end{pmatrix} \quad (1)$$

The MOS internal structure of the proposed ZC-CC-CDBA is depicted in Fig. 2. Transistors  $M_{b1}, M_{b2}, M_{b3}, M_{b4}, M_{b5},$  and  $M_{b6}$  represent multiple output current mirror providing the constant bias current  $I_{Bias}$  to the circuit branches. The current differencing unit (CDU) is the cascade of two BD current followers  $M_1, M_2, M_3, M_4$  and  $M_5, M_6, M_7, M_8$ . Each of them is constructed from the flipped voltage follower current sensor structure (BD-

FVFC) [47] with enhanced BD current mirror [18]. This combination provides extremely low voltage operation capability and better linearity. The transistors  $M_4$  and  $M_8$  represent simple voltage source. The current  $I_B$  through these transistors is extremely small in comparison with the bias current  $I_{Bias}$  to avoid extra undesired offset. The transistors  $M_9, M_{10}$  mirror the output current of the first current follower ( $I_n + I_{Bias}$ ) to be subtracted from the output current of the second current follower ( $I_p + I_{Bias}$ ). The resulting current ( $I_p - I_n$ ) is lead away from z terminal. Transistors  $M_{11}$  and  $M_{12}$  provide a current copy of z terminal to zc terminal. The voltage follower (VF) consists of BD differential input stage  $M_{13}, M_{14}$ . Transistor  $M_{15}$  acts as a tail transistor of the differential input stage. Transistors  $M_{b6}$  and  $M_{16}$  represent the second stage of the VF. Transistors  $M_{b4}$  and  $M_{b5}$  act as an active load. Transistors  $M_{13}, M_{14}, M_{15}$  construct BD flipped voltage follower differential structure (BD-DFVF) [47].

Owing to use the BD flipped voltage follower structure in the proposed circuit, the minimum power supply voltage  $V_{DD,min}$  can be given by:

$$V_{DD,min} = V_{GS} + V_{DSsat} \quad (2)$$

whereas  $V_{GS}$  and  $V_{DSsat}$  are the gate-source and the drain-source voltage of The MOST, respectively. It is obvious from (2) that the proposed circuit is capable to operate under ULV conditions.




Figure 2. The proposed MOS structure of the ZC-CC-CDBA.

Moreover, the parasitic input resistances  $R_p, R_n$  can be described by:

$$R_{n,p} = \frac{1}{g_{m3,7} g_{mb1,5} r_{ds3,7}} \quad (3)$$




Figure 3. Parasitic resistances  $R_p$  and  $R_n$  versus the bias current  $I_{Bias}$ .

These resistances  $R_p$  and  $R_n$  can be adjusted via the bias current  $I_{Bias}$  as it is shown in Fig. 3. Hence designers started to utilize these resistances instead of the passive resistors in several applications.

### III. APPLICATION EXAMPLE

A current mode universal filter based on ZC-CC-CDBA is introduced in this section to confirm the functionality of the proposed circuit [32]. The multi-function current mode filter is depicted in Fig. 4. This filter performs three functions simultaneously: low pass, high pass, and band pass with high output impedance property. The parasitic resistances ( $R_{p1}$ ,  $R_{n1}$ ) of the ZC-CC-CDBA<sub>1</sub>, ( $R_{p2}$ ,  $R_{n2}$ ) of the ZC-CC-CDBA<sub>2</sub>, and ( $R_{p3}$ ,  $R_{n3}$ ) of the ZC-CC-CDBA<sub>3</sub> can be tuned via bias currents:  $I_{B1}$ ,  $I_{B2}$ , and  $I_{B3}$ , respectively. The output currents  $I_{HP}$ ,  $I_{BP}$  and  $I_{LP}$  of this filter are flowing out the  $z_{c1}$ ,  $z_{c2}$  and  $z_{c3}$  terminals, respectively. These currents are flowing into the working impedances directly.




Figure 4. Current mode biquad filter based on ZC-CC-CDBA.

The transfer functions of the filter are given by:

$$\frac{I_{HP}}{I_{in}} = \frac{S^2}{S^2 + S \frac{1}{C_1 R_{p1}} + \frac{1}{C_1 C_2 R_{p2} R_{n3}}} \quad (4)$$

$$\frac{I_{BP}}{I_{in}} = \frac{-S/C_1 R_{p2}}{S^2 + S \frac{1}{C_1 R_{p1}} + \frac{1}{C_1 C_2 R_{p2} R_{n3}}} \quad (5)$$

$$\frac{I_{LP}}{I_{in}} = \frac{-1/C_1 C_2 R_{p2} R_{n3}}{S^2 + S \frac{1}{C_1 R_{p1}} + \frac{1}{C_1 C_2 R_{p2} R_{n3}}} \quad (6)$$

The pole frequency ( $\omega_0$ ) and the quality factor (Q) of the filter are described by:

$$\omega_0 = \sqrt{\frac{1}{C_1 C_2 R_{p2} R_{n3}}} \quad (7)$$

$$Q = R_{p1} \sqrt{\frac{C_1}{C_2 R_{p2} R_{n3}}} \quad (8)$$

It is obvious from (7) and (8), that the quality factor can be adjusted independently from the pole frequency by adjusting the value of  $R_{p1}$  via  $I_{B1}$ .

### IV. SIMULATION RESULTS

#### A. ULV LP ZC-CC-CDBA Simulation Results:

The performances of the proposed circuit are verified by PSPICE simulator using 0.18  $\mu\text{m}$  CMOS technology from TSMC; its PSPICE model parameters can be found in [48]. The optimal transistors aspect ratios of the proposed circuit ZC-CC-CDBA shown in Fig. 2 are listed in Table. I.

TABLE I. THE TRANSISTORS ASPECT RATIOS OF THE CIRCUIT SHOWN IN FIG. 2

Transistor	W/L [ $\mu\text{m}/\mu\text{m}$ ]
$M_{b1}, M_{b2}, M_{b3}, M_{b4}, M_{b5}, M_{b6}$	15/1.5
$M_9, M_{10}, M_{11}$	80/3
$M_3$	3/0.3
$M_7$	8/0.3
$M_1, M_2$	40/2
$M_5, M_6, M_{12}$	40/3
$M_4, M_8$	80/1
$M_{15}$	20/3
$M_{13}, M_{14}$	30/3
$M_{16}$	15/3

All the simulations are performed for  $I_{Bias}=3 \mu\text{A}$ ,  $I_B=4 \text{nA}$  with an extremely low voltage supply of 0.65 V. The DC curves  $I_{z,zc}$  versus  $I_n$  and  $I_p$  are depicted in Fig. 5. Thanks to utilizing enhanced BD current mirror, the proposed circuit offers high linearity of  $I_z$  versus  $I_n$  and  $I_p$  with extremely low current offset whose value is less than  $0.05 \mu\text{A}$ . The DC curves  $I_z$  versus  $I_p$  for various values of  $I_n$  are shown in Fig. 6, whereas the current  $I_n$  vary from  $-3 \mu\text{A}$  to  $3 \mu\text{A}$  with a step of  $1 \mu\text{A}$ .




Figure 5. DC curves  $I_z, I_{zc}$  versus  $I_p$  and  $I_n$ .




Figure 6. DC curves  $I_z, I_{zc}$  versus  $I_p$  for various values of  $I_n$ .

The frequency responses of the current gains  $I_{z,zc}/I_n$  and  $I_{z,zc}/I_p$  are shown in Fig. 7. The current gains are unity at low frequencies. The cutoff frequencies of these gains are 2.4 MHz and 5.15 MHz of  $I_{z,zc}/I_n$  and  $I_{z,zc}/I_p$ , respectively. The frequency dependence of the parasitic impedance of the z terminal is shown in Fig. 8. The impedance of z terminal is very high about 2.67 M $\Omega$  at low frequencies.




Figure 7. Frequency responses of the current gains  $I_{z,zc}/I_p$ ,  $I_{z,zc}/I_n$ .

The DC curve  $V_z$  versus  $V_w$  is shown in Fig. 9. Besides, the voltage error ( $V_z - V_w$ ) is depicted. The high linearity and the wide range operation can be observed. Furthermore, in the range from 0.04 V to 0.58 V, the voltage error is less than 1 mV.




Figure 8. Frequency response of the parasitic impedances of z and zc terminals.




Figure 9. DC curves  $V_w$  versus  $V_z$  and the voltage error  $V_z - V_w$ .

The frequency response of the voltage gain  $V_w/V_z$  is clarified in Fig. 10. The AC simulation is performed using capacitive load of 1pF. The cutoff frequency is 11.18 MHz with unity gain at low frequencies.

The frequency response of the parasitic impedance of w terminal is depicted in Fig. 11. The value of this impedance at low frequencies is 1 k $\Omega$ . The most important features of the proposed ZC-CC-CDBA are listed in Table II.




Figure 10. AC curve of the voltage gain  $V_w/V_z$ .

The power consumption of the proposed circuit is extremely low (5.6  $\mu$ W to 56  $\mu$ W) for ( $I_{Bias}=1 \mu$ A to  $I_{Bias}=10 \mu$ A), respectively.




Figure 11. Frequency dependence of the parasitic impedance of w terminal.

TABLE II. THE MOST IMPORTANT CHARACTERISTICS OF THE CIRCUIT IN FIG. 2

Parameter	Value
Voltage supply, bias current	0.65 V, 3 $\mu$ A
Power consumption for $I_{Bias}=3 \mu$ A	17 $\mu$ W
3 dB bandwidth of $I_{z,zc}/I_p$ , $I_{z,zc}/I_n$	5.15 MHz, 2.4 MHz
Current offset	<50 nA
Current gains $I_{z,zc}/I_p$ , $I_{z,zc}/I_n$	1, 1
3 dB bandwidth of $V_w/V_z$	11.18 MHz
voltage gain $V_w/V_z$	1
Voltage offset	<1 mV
Resistance of terminal Z	2.67 M $\Omega$
Resistance of terminal w	1 k $\Omega$

### B. Simulation Results of the Current Mode Biquad Filter Based on ZC-CC-CDBA:

The simulation results of the multi-function current mode biquad filter shown in Fig. 4 are depicted in Fig. 12, 13 and 14. The three ZC-CC-CDBAs are biased by  $I_{B1}=I_{B2}=I_{B3}=1 \mu$ A. The components of the filter are  $C_1=5$  nF and  $C_2=10$  nF. That yields the pole frequency of 950 Hz, while the calculated pole frequency from (7) is 1 kHz. Thus the deviation is 5.2%. This error comes from the non-ideal parasitic properties of the ZC-CC-CDBA. The frequency responses of the current gains of the filter

shown in Fig. 4 are presented in Fig.12 for  $R_{load}=1 \Omega$ . It is obvious that this filter can provide low pass, band pass and high pass functions simultaneously, without any change in the circuit topology. The band pass gain responses for various values of  $I_{B1}$  are depicted in Fig. 13. It can be observed that by adjusting the  $R_{p1}$  value via  $I_{B1}$ , the quality factor can be tuned independent from the pole frequency as it was clarified in (7) and (8). Moreover, Fig. 14 depicts the band pass filter gain responses for ( $I_{B1}=I_{B2}=I_{B3}=0.5 \mu A$ ,  $1 \mu A$  and  $1.5 \mu A$ ), it is noticeable that the pole frequency can be adjusted without affecting the quality factor as it was described in (7) and (8).




Figure 12. Frequency response of the proposed filter.




Figure 13. The response of the band pass filter for different  $I_{B1}$  values.




Figure 14. The response of the band pass filter for different values of  $I_{B1}$ ,  $I_{B2}$  and  $I_{B3}$ .

## V. CONCLUSIONS

This paper presents a new ULV LP bulk driven based ZC-CC-CDBA capable to operate under single supply voltage of only 0.65 V. Besides, the proposed circuit

enjoys circuit simplicity, high linearity, extended output voltage range and tunable parameters. Furthermore, additional copy of the difference current ( $I_p-I_n$ ) is available through zc terminal. This additional terminal solves the problem of utilizing output current to drive the working impedance directly. Eventually, as an example of application a multi-function current mode filter is presented to prove the functionality of the proposed circuit. Thanks to the tunable parameters of the circuit the quality factor and the pole frequency are adjustable independently.

## ACKNOWLEDGMENT

The described research was performed in laboratories supported by the SIX project; the registration number CZ.1.05/2.1.00/03.0072, the operational program Research and Development for Innovation and has been supported by Czech Science Foundation project No.: P102-14-07724S.

## REFERENCES

- [1] F. Silveira and D. Flandre, *Low Power Analog CMOS for Cardiac Pacemakers: Design and Optimization in Bulk and SOI Technologies*, Kluwer Academic Publishers, 2004.
- [2] S. Yan and E. Sanchez-Sinencio, "Low-voltage analog circuit design techniques, a tutorial," *IEICE Trans. Analog Integr. Circuits Syst.*, vol. E00-A, no. 2, pp. 179-196, 2000.
- [3] S. S. Rajput and S. S. Jamuar, "Low voltage analog circuit design techniques," *IEEE Circuits Syst. Mag.*, vol. 2, no. 1, pp. 24-42, 2002.
- [4] F. Khateb, S. B. A. Dabbous, and S. Vlassis, "A survey of non-conventional techniques for low-voltage low-power analog circuit design," *Radioengineering*, pp. 415-427, 2013.
- [5] A. Guzinski, M. Bialko, and J. C. Matheau, "Body-driven differential amplifier for application in continuous-time active C-filter," in *Proc. ECCD*, Paris, France, 1987, pp. 315-319.
- [6] T. Kulej, "0.5-V bulk-driven OTA and its applications," *Circuits Theory and Application J.*, pp. 1-18, 2013.
- [7] F. Rezaei and S. J. Azhari, "Ultra low voltage, high performance operational transconductance amplifier and its application in a tunable Gm-C filter," *Microelectron. J.*, vol. 42, pp. 827-836, 2011.
- [8] J. M. Carrillo, G. Torelli, R. Pérez-Aloe, J. M. Valverde, and J. F. Duque-Carrillo, "Single-pair bulk-driven CMOS input stage: A compact low-voltage analog cell for scaled technologies," *Integration VLSI J.*, vol. 43, no. 3, pp. 251-257, 2010.
- [9] G. Raikos and S. Vlassis, "0.8V bulk-driven operational amplifier," *Analog Integrated Circuits and Signal Processing*, pp. 425-432, 2010.
- [10] Y. Haga and I. Kale, "Bulk-driven flipped voltage follower," in *Proc. IEEE ISCAS*, 2009, pp. 2717-2720.
- [11] S. Vlassis and G. Raikos, "Bulk-driven differential voltage follower," *Electron. Lett.*, vol. 45, pp. 1276-1277, 2009.
- [12] F. Khateb, N. Khatib, and D. Kubánek, "Novel low-voltage low-power high-precision CCII± based on bulk-driven folded cascode OTA," *Microelectron. J.*, vol. 42, pp. 622-631, 2011.
- [13] G. Raikos, S. Vlassis, and C. Psychalinos, "0.5 V bulk-driven analog building blocks," *AEÜ, Int. J. Electron. Commun.*, vol. 66, pp. 920-927, 2012.
- [14] F. Khateb and D. Biolek, "Bulk-driven current differencing transconductance amplifier," *Circuits Syst. Signal Process*, vol. 30, pp. 1071-1089, 2011.
- [15] F. Khateb and S. Vlassis, "Low-voltage bulk-driven rectifier for biomedical applications," *Microelectronics J.*, vol. 44, no. 8, pp. 642-648, 2013.
- [16] F. Khateb, F. Kacar, N. Khatib, and D. Kubánek, "High-precision differential-input buffered and external transconductance amplifier for low-voltage low-power applications," *Circuits Syst. Signal Process*, vol. 32, pp. 453-476, 2013.



- [17] F. Khateb, M. Kumngern, S. Vlassis, and C. Psychalinos, "Differential difference current conveyor using bulk-driven technique for ultra-low-voltage applications," *Circuits, Syst. Signal Process.*
- [18] F. Khateb, D. Bielek, N. Nabhan, and J. Vavra, "Utilizing the bulk-driven technique in analog circuit design," in *Proc. IEEE 13th International Symposium on Design and Diagnostics of Electronic Circuits and Systems*, 2010, pp. 16-19.
- [19] E. Rodriguez-Villegas, "Low power and low voltage circuit design with the FGMOS transistor," 2006.
- [20] J. M. A. Miguel, A. J. Lopez-Martin, L. Acosta, J. Ramirez-Angulo, and R. G. Carvajal, "Using floating gate and quasi-floating gate techniques for rail-to-rail tunable CMOS transconductor design," *IEEE Trans. Circuits and Systems*, pp. 1604-1614, 2011.
- [21] F. Khateb, N. Khatib, and D. Kubánek, "Low-voltage ultra-low-power current conveyor based on quasi-floating gate transistors," *Radioengineering*, vol. 21, pp. 725-735, 2012.
- [22] V. S. Babu, A. Sekhar, R. S. Devi, and M. R. Baiju, "Floating gate MOSFET based operational transconductance amplifier and study of mismatch," *Industrial Electronics and Applications*, pp. 127-132, 2009.
- [23] F. Rezvan, and E. Farshidi, "A FG-MOS based fully differential current controlled conveyor and its applications," *Circuits, Systems, and Signal Processing*, vol. 32, pp. 993-1011, 2013.
- [24] F. Khateb, W. Jaikla, M. Kumngem, and P. Prommee, "Comparative study of sub-volt differential difference current conveyors," *Microelectronics J.*, pp. 1-7, 2013.
- [25] C. Acar and S. Ozoguz, "A new versatile building block: Current differencing buffered amplifier suitable for analog signal-processing filters," *Microelectronics J.*, vol. 30, no. 2, pp. 157-160, 1999.
- [26] W. Tangsrirat and W. Surakamponorn, "Electronically tunable quadrature oscillator using current-controlled current differencing buffered amplifiers," *J. of Active and Passive Electronic Devices*, vol. 4, pp. 163-174, 2009.
- [27] W. Jaikla, P. Silapan, and M. Siripruchyanun, "A simple quadrature oscillator using only CCCDBAs and grounded capacitors," *Communications and Information Technologies, ISCIT '07*, pp. 234-237.
- [28] F. Khateb, W. Jaikla, D. Kubánek, and N. Khatib, "Electronically tunable voltage-mode quadrature oscillator based on high performance CCCDBA," *Analog Integrated Circuits and Signal Processing*, vol. 74, pp. 499-505, 2013.
- [29] S. Maheshwari and I. A. Khan, "Current controlled current differencing buffered amplifier: implementation and applications," *Active and Passive Electronic Components*, vol. 27, no. 4, pp. 219-227, 2004.
- [30] S. E. Oner, M. Koksai, and M. Sagbas, "Electronically controllable biquads using single CDBA," in *Proc. 2006 International Symposium on Circuits and Systems*, Kos, Greece, 2006.
- [31] M. Siripruchyanun, P. Silapan, and W. Jaikla, "Low-offset BiCMOS current controlled current differencing buffered amplifier (CC-CDBA) and applications," *ECTI Trans. on Electrical Engineering, Electronics, and Communications*, vol. 6, no. 1, pp. 81-90, 2008.
- [32] M. Siripruchyanun and W. Jaikla, "Current-mode biquadratic filter using DO-CCCDBAs," *International J. of Circuit Theory and Applications*, vol. 38, no. 3, pp. 321-330, 2010.
- [33] W. Tangsrirat, D. Prasertsom, and W. Surakamponorn, "Low-voltage digitally controlled current differencing buffered amplifier and its application," *International J. of Electronics and Communications (AEU)*, vol. 63, no. 4, pp. 249-258, 2009.
- [34] D. Bielek, R. Senani, V. Biolková, and Z. Kolka, "Active elements for analog signal processing: Classification, review, and new proposals," *Radioengineering*, vol. 17, no. 4, pp. 15-32, 2008.
- [35] D. Bielek, J. Bajer, V. Biolková, Z. Kolka, and M. Kubiček, "Z copy-controlled gain-current differencing buffered amplifier and its applications," *International j. of Circuit Theory and Applications*, vol. 39, pp. 257-274, 2011.
- [36] M. Sagbas and M. Koksai, "A new multi-mode multifunction filter using CDBA," in *Proc. 2005 European Conf. on Circuit Theory and Design*, Cork, Ireland, 2005, pp. 225-228.
- [37] A. U. Keskin and E. Hancioglu, "Current-mode multifunction filter using two CDBAs," *International J. of Electronics and Communications (AEU)*, vol. 59, no. 8, 2005, pp. 495-498.
- [38] A. U. Keskin, "Multifunction biquad using single CDBA," *Electrical Engineering*, vol. 88, no. 5, pp. 353-356, 2006.
- [39] A. U. Keskin, "Voltage mode notch filters using single CDBA," *Frequenz*, vol. 59, no. 9-10, pp. 225-228, 2005.
- [40] A. U. Keskin, "Voltage-mode high-Q band-pass filters and oscillators employing single CDBA and minimum number of components," *International J. of Electronics*, vol. 92, no. 8, pp. 479-487, 2005.
- [41] W. Tangsrirat, T. Pukkalanum, and W. Surakamponorn, "CDBA-based universal biquad filter and quadrature oscillator," *Active and Passive Electronic Components*, Article ID 247171, 6, 2008.
- [42] S. Maheshwari and I. A. Khan, "Novel voltage-mode universal filter using only two CDBAs," *J. Circuits, Systems and Computers*, vol. 14, no. 1, pp. 159-164, 2005.
- [43] W. Tangsrirat and S. Pisitchalermpong, "CDBA-based quadrature sinusoidal oscillator," *Frequenz*, vol. 61, no. 3-4, pp. 102-104, 2007.
- [44] M. Koksai and M. Sagbas, "A versatile signal flow graph realization of general transfer function by using CDBA," *International J. of Electronics and Communications (AEU)*, vol. 61, pp. 35-42.
- [45] A. U. Keskin, C. Aydin, E. Hancioglu, and C. Acar, "Quadrature oscillator using current differencing buffered amplifiers (CDBA)," *Frequenz*, vol. 60, pp. 57-60, 2006.
- [46] J.-W. Horng, "Current differencing buffered amplifiers based single resistance controlled quadrature oscillator employing grounded capacitors," *IEICE Transactions on Fundamentals*, vol. E85-A, pp. 1416-1419, 2002.
- [47] R. G. Carvajal, J. Ramirez-Angulo, A. J. Lopez-Martin, A. Torralba, J. A. G. Galan, A. Carlosena, and F. M. Chavero, "The flipped voltage follower: A useful cell for low-voltage low-power circuit design," *IEEE Trans. Circuits and Systems-I: Regular Papers*, vol. 52, no. 7, pp. 1276-1291, 2005.
- [48] Wafer Electrical Test Data and SPICE Model Parameters. [Online]. Available: <http://www.mosis.com/pages/Technical/Testdata/tsmc-018-prm>



**Salma Bay Abo Dabbous** was born in 1985. She received the M.Sc. degree in Electronic Engineering from Aleppo University, Syrian Arab Republic in 2008. She is currently a Ph.D. student at the Department of Microelectronics, Brno University of Technology. She has expertise in new principles of designing analog circuits, particularly low-voltage low-power analog circuit design for biomedical application.



**Ziad Alsibai** was born on May 13, 1984. He received the B.Sc. and M.Sc. Engineering Degrees in electronics and communication from Albaath University, Homs, Syria, in 2008 and 2010, respectively. He joined the Ph.D. program of Brno University of Technology; Brno, Czech Republic under the supervision of Docent F. Khateb in 2011, his thesis topic is low voltage low power analog circuits design