Volume 2, No. 4, December 2014

IJEEE News

Submissions

Please send your full manuscript to: ijeee@ejournal.net

Useful Documents

FAQs

1. How to submit my research paper? What’s the process of publication of my paper?

The journal receives submitted manuscripts via email only. Please submit your research paper in .doc or .pdf format to the submission email: ijeee@ejournal.net.

2. Can I submit an abstract?

The journal publishes full research papers. So only full paper submission should be considered for possible publication...[Read More]

Home > Published Issues > 2014 > Volume 2, No. 4, December 2014 >

Article#	Article Title & Authors (Volume 2, No. 4, December 2014)	Page

1	Multilevel Sequential Logic Circuit Design Avni Morgül and Fatma Sarıca	254
2	Fast Lock-in Time Phase Locked Loop Frequency Synthesizer for Continuous-Time Sigma-Delta ADC Jefferson A. Hora, Christina A. Garcia, Stella Sofia I. Sabate and Meriam Gay Bautista	259
3	Verilog HDL Implementation of a Universal Synchronous Asynchronous Receiver Transmitter Jefferson Hora, Meriam Gay Bautista, Kramer C. Chua, and Demie Mae V. Dajao	264
4	Overstress-Free Charge Pump White LED Driver Allenn dela Cerna Lowaton and Hong-Yi Huang	270
5	3rd–Order Dual Truncation 18-Bit Audio MASH 2-1 Delta-Sigma Digital to Analog Converter in 90nm CMOS Technology Implementation Olga Joy Labajo-Gerasta, Mycel Capilayan, Mark Laurence Dandan, and Sittie Aleyah Magayo-ong	276
6	Gate Strength Aware DC Coverage Improvement Boon Chong Ang and Eng Lian Goh	281
7	3-D Solenoid Inductor Analysis in a 0.13 μm Digital CMOS Technology Chul Nam, Byeungleul Lee, Hyeon Cheol Kim, Jinseok Kim, Dong Wook Chang, and Bonghwan Kim	286
8	12-Bit Pipeline ADC Implemented in 0.09-um Digital CMOS Technology for Powerline Alliance Olga Joy L. Gerasta, Lavern S. Bete, Jayson C. Loreto, Sheerah Dale M. Orlasan, and Honey Mae N. Tagalogon	291
9	Delay-Locked Loop Using 4 Cell Delay Line with Extended Inverters Jefferson A. Hora, Vincent Alan Heramiz, and Pleiades Faith Longakit	298
10	Full-Custom Design Fractional Step-Down Charge Pump DC-DC Converter with Digital Control Implemented in 90nm CMOS Technology Jhon Ray M. Esic, Van Louven A. Buot, and Jefferson A. Hora	303
11	Tuning and Control of Multi Variable Systems T. Chiranjeeevi, I. V. V. Vijetha, B. N. CH. V. Chakravarthi, and M. Karthika	309
12	An Improved Great Deluge Algorithm (IGDA) for Solving Optimal Reactive Power Dispatch Problem K. Lenin, B. Ravindranath Reddy, and M. Surya Kalavathi	321
13	A Novel Encoding Scheme for Cross-Talk Effect Minimization Using Error Detecting and Correcting Codes Souvik Singha and G. K. Mahanti	327
14	Optimized Power Distribution Planning A Review Navpreet Singh Tung and Sandeep Chakravorty	332
15	Finding Defective Elements in Antenna Array Using Fast Fourier Transform R Muralidharan, A Vallavaraj, G. K. Mahanti, and Ananya Mahanti	336